May 2017 - U-Boot

[U-Boot] [v2, 00/13] phy: marvell: cp110: varius comphy updates
by igall＠marvell.com 09 May '17

09 May '17

From: Igal Liberman <igall(a)marvell.com> This patchset improves Marvell A70x0/80x0 comphy driver: - Improve comphy electrical parameters - New modes - Style - Bug fixes v1 --> v2: - update commit messages - remove change-id Igal Liberman (5): fix: phy: marvell: cp110: sata: update analog parameters according to latest ETP phy: marvell: cp110: add 5G XFI mode fix: phy: marvell: cp110: sfi: update analog parameters according to latest ETP fix: phy: marvell: cp110: rename comphy_index to cp_index fix: phy: marvell: cp110: pcie: update analog parameters according to latest ETP Stefan Roese (8): phy: marvell: Replace PHY_TYPE_KR with PHY_TYPE_SFI phy: marvell: cp110: add support for end point configuration phy: marvell: cp110: update utmi phy connection type phy: marvell: add IGNORE COMPHY type fix: phy: marvell: cp110: fix the KR/SFI line 4 selector fix: phy: marvell: cp110: update comphy selector option fix: phy: marvell: cp110: fix comphy lane 4 selection options phy: marvell: print comphy status even when it's disconnected arch/arm/dts/armada-7040-db.dts | 2 +- arch/arm/dts/armada-8040-db.dts | 8 +- arch/arm/dts/armada-8040-mcbin.dts | 14 +- arch/arm/dts/armada-cp110-master.dtsi | 4 +- arch/arm/dts/armada-cp110-slave.dtsi | 2 +- drivers/phy/marvell/comphy.h | 3 +- drivers/phy/marvell/comphy_core.c | 15 +- drivers/phy/marvell/comphy_cp110.c | 449 +++++++++++++++++++++++++++---- drivers/phy/marvell/comphy_hpipe.h | 277 +++++++++++++++++-- drivers/phy/marvell/comphy_mux.c | 7 + include/dt-bindings/comphy/comphy_data.h | 20 +- 11 files changed, 689 insertions(+), 112 deletions(-) -- 2.7.4

2 27

[U-Boot] [PATCH] dm: Update Simple Watchdog uclass
by Tom Rini 09 May '17

09 May '17

From: Maxim Sloyko <maxims(a)google.com> - Remove "probe" function from sandbox wdt driver - Fix include order Fixes: 0753bc2d30d7 ("dm: Simple Watchdog uclass") Signed-off-by: Maxim Sloyko <maxims(a)google.com> [trini: Create as the delta between v1 (applied) and v2 (should have applied)]. Signed-off-by: Tom Rini <trini(a)konsulko.com> --- drivers/watchdog/sandbox_wdt.c | 12 +----------- 1 file changed, 1 insertion(+), 11 deletions(-) diff --git a/drivers/watchdog/sandbox_wdt.c b/drivers/watchdog/sandbox_wdt.c index 34d90bee7e8f..02b57f39865c 100644 --- a/drivers/watchdog/sandbox_wdt.c +++ b/drivers/watchdog/sandbox_wdt.c @@ -6,8 +6,8 @@ #include <common.h> #include <dm.h> -#include <asm/state.h> #include <wdt.h> +#include <asm/state.h> DECLARE_GLOBAL_DATA_PTR; @@ -46,15 +46,6 @@ static int sandbox_wdt_expire_now(struct udevice *dev, ulong flags) return 0; } -static int sandbox_wdt_probe(struct udevice *dev) -{ - struct sandbox_state *state = state_get_current(); - - memset(&state->wdt, 0, sizeof(state->wdt)); - - return 0; -} - static const struct wdt_ops sandbox_wdt_ops = { .start = sandbox_wdt_start, .reset = sandbox_wdt_reset, @@ -72,5 +63,4 @@ U_BOOT_DRIVER(wdt_sandbox) = { .id = UCLASS_WDT, .of_match = sandbox_wdt_ids, .ops = &sandbox_wdt_ops, - .probe = sandbox_wdt_probe, }; -- 1.9.1

1 1

[U-Boot] [PATCH] p1_p2_rdb: Fix unused variable warning
by Tom Rini 09 May '17

09 May '17

With gcc-6 we see a warning that sysclk_tbl is defined but unused, so remove it. Cc: York Sun <york.sun(a)nxp.com> Signed-off-by: Tom Rini <trini(a)konsulko.com> --- board/freescale/p1_p2_rdb_pc/spl.c | 5 ----- 1 file changed, 5 deletions(-) diff --git a/board/freescale/p1_p2_rdb_pc/spl.c b/board/freescale/p1_p2_rdb_pc/spl.c index 1cf3497aa688..ca7ba5754e25 100644 --- a/board/freescale/p1_p2_rdb_pc/spl.c +++ b/board/freescale/p1_p2_rdb_pc/spl.c @@ -17,11 +17,6 @@ DECLARE_GLOBAL_DATA_PTR; -static const u32 sysclk_tbl[] = { - 66666000, 7499900, 83332500, 8999900, - 99999000, 11111000, 12499800, 13333200 -}; - phys_size_t get_effective_memsize(void) { return CONFIG_SYS_L2_SIZE; -- 1.9.1

2 2

[U-Boot] [PATCH v3 00/13] STiH410-B2260: add reset, usb and fastboot support
by patrice.chotard＠st.com 09 May '17

09 May '17

From: Patrice Chotard <patrice.chotard(a)st.com> This series adds : _ update existing sdhci driver to use reset framework _ add usb phy driver _ add ehci support _ add ohci support _ add xhci support _ add fastboot support With all this feature enable, it's now possible to _ boot on usb mass storage device _ boot from kernel image and dtb previously loaded using tftp _ update mmc partiton using fastboot v3: _ remove reset driver (already applied on u-boot-dm tree by Simon Glass) _ patch 4: add new USB PHY uclass requested by Simon Glass _ patch 5: convert STi usb phy driver to new USB PHY uclass _ patch 6/7: update echi/ohci drivers to use USB PHY uclass _ patch 8/9: rework xhci-sti.c and dwc3-sti.c. Previously, xhci-sti driver binded dwc3-sti (STi glue driver) which was not correct. Now we respect the device tree hierarchy, ie the STi dwc3 glue driver is first probed, then bind the xhci-sti driver. v2: _ add Reviewed-by: Jaehoon Chung <jh80.chung(a)samsung.com> in patches 2,3 and 4 _ fix remarks done by Marek Vasut : _ patch 5 : replace bitfield_replace() by clrsetbits_le32() _ patch 6 : update error messages and add remove callback _ patch 8 : put board specific defines in a separate patch _ patch 7: use setbits_le32() instead of read, modify, write sequence and add missing parenthesis _ squash previous patches 7,9,11,12,14,16,17,18,19,20 and 21 in patch 14 Patrice Chotard (13): mmc: sti_sdhci: Rework sti_mmc_core_config() ARM: dts: stih410-family: Add missing reset_names for mmc1 node mmc: sti_sdhci: Use reset framework dm: usb: Add a uclass for USB PHY usb: phy: Add STi USB2 PHY usb: ehci: Add STi ehci support usb: ohci: Add STi ohci support usb: xhci: Add STi xhci support usb: dwc3: Add dwc3 glue driver support for STi board: STiH410-B2260: add OHCI and XHCI related defines board: STiH410-B2260: add fastboot support STiH410-B2260: enable USB Host Networking STiH410-B2260: enable USB, fastboot, reset related flags arch/arm/dts/stih407-family.dtsi | 1 + arch/arm/include/asm/arch-stih410/sys_proto.h | 11 + board/st/stih410-b2260/board.c | 44 ++++ configs/stih410-b2260_defconfig | 36 ++- doc/device-tree-bindings/phy/phy-stih407-usb.txt | 24 ++ doc/device-tree-bindings/usb/dwc3-st.txt | 60 +++++ drivers/mmc/sti_sdhci.c | 60 +++-- drivers/usb/Kconfig | 4 + drivers/usb/host/Kconfig | 26 +++ drivers/usb/host/Makefile | 3 + drivers/usb/host/dwc3-sti-glue.c | 278 +++++++++++++++++++++++ drivers/usb/host/ehci-sti.c | 116 ++++++++++ drivers/usb/host/ohci-sti.c | 93 ++++++++ drivers/usb/host/xhci-sti.c | 114 ++++++++++ drivers/usb/phy/Kconfig | 19 ++ drivers/usb/phy/Makefile | 2 + drivers/usb/phy/sti_usb_phy.c | 181 +++++++++++++++ drivers/usb/phy/usb_phy_uclass.c | 90 ++++++++ include/configs/stih410-b2260.h | 16 ++ include/dm/uclass-id.h | 1 + include/dwc3-sti-glue.h | 43 ++++ include/usb_phy-uclass.h | 42 ++++ include/usb_phy.h | 112 +++++++++ 23 files changed, 1350 insertions(+), 26 deletions(-) create mode 100644 arch/arm/include/asm/arch-stih410/sys_proto.h create mode 100644 doc/device-tree-bindings/phy/phy-stih407-usb.txt create mode 100644 doc/device-tree-bindings/usb/dwc3-st.txt create mode 100644 drivers/usb/host/dwc3-sti-glue.c create mode 100644 drivers/usb/host/ehci-sti.c create mode 100644 drivers/usb/host/ohci-sti.c create mode 100644 drivers/usb/host/xhci-sti.c create mode 100644 drivers/usb/phy/Kconfig create mode 100644 drivers/usb/phy/sti_usb_phy.c create mode 100644 drivers/usb/phy/usb_phy_uclass.c create mode 100644 include/dwc3-sti-glue.h create mode 100644 include/usb_phy-uclass.h create mode 100644 include/usb_phy.h -- 1.9.1

5 23

[U-Boot] using vitesse phy api
by Sameer Arvikar 09 May '17

09 May '17

Hello , I am using vitesse vsc8502 phy , I changed the follwing file include/configs/board.h + #define CONFIG_FEC_MXC_PHYADDR 0x18 - #define CONFIG_PHY_MICREL + #define CONFIG_PHY_VITESSE now the error is the compiler goes to board.c and give the error in following function because they are defined in micrel.c and not in vitesse.c how to change this function int board_phy_config(struct phy_device *phydev) { if (phydev->drv->config) phydev->drv->config(phydev); phy_write(phydev, MDIO_DEVAD_NONE, 0x9, 0x1c00); /* control data pad skew */ ksz9031_phy_extended_write(phydev, 0x02, MII_KSZ9031_EXT_RGMII_CTRL_SIG_SKEW, MII_KSZ9031_MOD_DATA_NO_POST_INC, 0x0000); /* rx data pad skew */ ksz9031_phy_extended_write(phydev, 0x02, MII_KSZ9031_EXT_RGMII_RX_DATA_SKEW, MII_KSZ9031_MOD_DATA_NO_POST_INC, 0x0000); /* tx data pad skew */ ksz9031_phy_extended_write(phydev, 0x02, MII_KSZ9031_EXT_RGMII_TX_DATA_SKEW, MII_KSZ9031_MOD_DATA_NO_POST_INC, 0x0000); /* gtx and rx clock pad skew */ ksz9031_phy_extended_write(phydev, 0x02, MII_KSZ9031_EXT_RGMII_CLOCK_SKEW, MII_KSZ9031_MOD_DATA_NO_POST_INC, 0x03FF); return 0; } or rather how to add (which files to change ) to use api phy of vitesse with thanks and regards *Disclaimer* ------------------------------------------------------------ Notice: This e-mail and / or attachments (communication) may contain information that is confidential and proprietary to The Tata Power Company Limited, Strategic Engineering Division (Tata Power SED). If you are not the intended recipient of this communication, please do not use or disseminate the information contained therein, notify the sender by e-mail or telephone and delete the communication (permanently) from your system. Any information in this communication that does not relate to the official business of Tata Power SED shall be understood as neither given nor endorsed by it. Please note that e-mails are susceptible to change and Tata Power SED shall not be liable for the improper or incomplete transmission of the information contained in this communication nor for any delay in its receipt. This communication is not guaranteed to be free from computer viruses and it is recommended that you check for all viruses before download. Print this communication only if absolutely essential. Thank you for your co-operation. ------------------------------------------------------------

1 0

[U-Boot] [PATCH] mmc: sdhci-cadence: import updates from Linux 4.12
by Masahiro Yamada 09 May '17

09 May '17

This driver is a counterpart of drivers/mmc/host/sdhci-cadence.c from Linux. Some updates for v4.12-rc1 can be imported to U-Boot. - Fix value of SDHCI_CDNS_HRS04_RDATA_SHIFT - Add polling for ACK bit to be sure that data are written to the PHY register - Retrieve PHY values from DT properties instead of fixed data The following is the list of upstream commits: - Linux commit 4e03f628b464e0580abadf5161eaa38c61d20943 mmc: sdhci-cadence: fix bit shift of read data from PHY port - Linux commit a0f8243229ed071c8da0ea7cedc1b7bf1b1515da mmc: sdhci-cadence: Fix writing PHY delay - Linux a89c472d8b55c5afc4c79e6e3d1338730034eb01 mmc: sdhci-cadence: Update PHY delay configuration Signed-off-by: Masahiro Yamada <yamada.masahiro(a)socionext.com> --- drivers/mmc/sdhci-cadence.c | 67 ++++++++++++++++++++++++++++++++++++++------- 1 file changed, 57 insertions(+), 10 deletions(-) diff --git a/drivers/mmc/sdhci-cadence.c b/drivers/mmc/sdhci-cadence.c index 2253bbc..dc86d10 100644 --- a/drivers/mmc/sdhci-cadence.c +++ b/drivers/mmc/sdhci-cadence.c @@ -7,8 +7,10 @@ #include <common.h> #include <linux/io.h> +#include <linux/iopoll.h> #include <linux/sizes.h> #include <dm/device.h> +#include <libfdt.h> #include <mmc.h> #include <sdhci.h> @@ -17,7 +19,7 @@ #define SDHCI_CDNS_HRS04_ACK BIT(26) #define SDHCI_CDNS_HRS04_RD BIT(25) #define SDHCI_CDNS_HRS04_WR BIT(24) -#define SDHCI_CDNS_HRS04_RDATA_SHIFT 12 +#define SDHCI_CDNS_HRS04_RDATA_SHIFT 16 #define SDHCI_CDNS_HRS04_WDATA_SHIFT 8 #define SDHCI_CDNS_HRS04_ADDR_SHIFT 0 @@ -34,6 +36,9 @@ #define SDHCI_CDNS_PHY_DLY_EMMC_LEGACY 0x06 #define SDHCI_CDNS_PHY_DLY_EMMC_SDR 0x07 #define SDHCI_CDNS_PHY_DLY_EMMC_DDR 0x08 +#define SDHCI_CDNS_PHY_DLY_SDCLK 0x0b +#define SDHCI_CDNS_PHY_DLY_HSMMC 0x0c +#define SDHCI_CDNS_PHY_DLY_STROBE 0x0d struct sdhci_cdns_plat { struct mmc_config cfg; @@ -41,11 +46,31 @@ struct sdhci_cdns_plat { void __iomem *hrs_addr; }; -static void sdhci_cdns_write_phy_reg(struct sdhci_cdns_plat *plat, - u8 addr, u8 data) +struct sdhci_cdns_phy_cfg { + const char *property; + u8 addr; +}; + +static const struct sdhci_cdns_phy_cfg sdhci_cdns_phy_cfgs[] = { + { "cdns,phy-input-delay-sd-highspeed", SDHCI_CDNS_PHY_DLY_SD_HS, }, + { "cdns,phy-input-delay-legacy", SDHCI_CDNS_PHY_DLY_SD_DEFAULT, }, + { "cdns,phy-input-delay-sd-uhs-sdr12", SDHCI_CDNS_PHY_DLY_UHS_SDR12, }, + { "cdns,phy-input-delay-sd-uhs-sdr25", SDHCI_CDNS_PHY_DLY_UHS_SDR25, }, + { "cdns,phy-input-delay-sd-uhs-sdr50", SDHCI_CDNS_PHY_DLY_UHS_SDR50, }, + { "cdns,phy-input-delay-sd-uhs-ddr50", SDHCI_CDNS_PHY_DLY_UHS_DDR50, }, + { "cdns,phy-input-delay-mmc-highspeed", SDHCI_CDNS_PHY_DLY_EMMC_SDR, }, + { "cdns,phy-input-delay-mmc-ddr", SDHCI_CDNS_PHY_DLY_EMMC_DDR, }, + { "cdns,phy-dll-delay-sdclk", SDHCI_CDNS_PHY_DLY_SDCLK, }, + { "cdns,phy-dll-delay-sdclk-hsmmc", SDHCI_CDNS_PHY_DLY_HSMMC, }, + { "cdns,phy-dll-delay-strobe", SDHCI_CDNS_PHY_DLY_STROBE, }, +}; + +static int sdhci_cdns_write_phy_reg(struct sdhci_cdns_plat *plat, + u8 addr, u8 data) { void __iomem *reg = plat->hrs_addr + SDHCI_CDNS_HRS04; u32 tmp; + int ret; tmp = (data << SDHCI_CDNS_HRS04_WDATA_SHIFT) | (addr << SDHCI_CDNS_HRS04_ADDR_SHIFT); @@ -54,17 +79,36 @@ static void sdhci_cdns_write_phy_reg(struct sdhci_cdns_plat *plat, tmp |= SDHCI_CDNS_HRS04_WR; writel(tmp, reg); + ret = readl_poll_timeout(reg, tmp, tmp & SDHCI_CDNS_HRS04_ACK, 10); + if (ret) + return ret; + tmp &= ~SDHCI_CDNS_HRS04_WR; writel(tmp, reg); + + return 0; } -static void sdhci_cdns_phy_init(struct sdhci_cdns_plat *plat) +static int sdhci_cdns_phy_init(struct sdhci_cdns_plat *plat, + const void *fdt, int nodeoffset) { - sdhci_cdns_write_phy_reg(plat, SDHCI_CDNS_PHY_DLY_SD_HS, 4); - sdhci_cdns_write_phy_reg(plat, SDHCI_CDNS_PHY_DLY_SD_DEFAULT, 4); - sdhci_cdns_write_phy_reg(plat, SDHCI_CDNS_PHY_DLY_EMMC_LEGACY, 9); - sdhci_cdns_write_phy_reg(plat, SDHCI_CDNS_PHY_DLY_EMMC_SDR, 2); - sdhci_cdns_write_phy_reg(plat, SDHCI_CDNS_PHY_DLY_EMMC_DDR, 3); + const u32 *prop; + int ret, i; + + for (i = 0; i < ARRAY_SIZE(sdhci_cdns_phy_cfgs); i++) { + prop = fdt_getprop(fdt, nodeoffset, + sdhci_cdns_phy_cfgs[i].property, NULL); + if (!prop) + continue; + + ret = sdhci_cdns_write_phy_reg(plat, + sdhci_cdns_phy_cfgs[i].addr, + fdt32_to_cpu(*prop)); + if (ret) + return ret; + } + + return 0; } static int sdhci_cdns_bind(struct udevice *dev) @@ -76,6 +120,7 @@ static int sdhci_cdns_bind(struct udevice *dev) static int sdhci_cdns_probe(struct udevice *dev) { + DECLARE_GLOBAL_DATA_PTR; struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev); struct sdhci_cdns_plat *plat = dev_get_platdata(dev); struct sdhci_host *host = dev_get_priv(dev); @@ -94,7 +139,9 @@ static int sdhci_cdns_probe(struct udevice *dev) host->ioaddr = plat->hrs_addr + SDHCI_CDNS_SRS_BASE; host->quirks |= SDHCI_QUIRK_WAIT_SEND_CMD; - sdhci_cdns_phy_init(plat); + ret = sdhci_cdns_phy_init(plat, gd->fdt_blob, dev->of_offset); + if (ret) + return ret; ret = sdhci_setup_cfg(&plat->cfg, host, 0, 0); if (ret) -- 2.7.4

1 0

[U-Boot] [PATCH V3 0/4] introduce Rockchip rockusb
by Eddie Cai 09 May '17

09 May '17

rockusb is a protocol run between host pc and device. it help people get device info, flash image to device. this patch implement rockusb on device side Changes in v3: -switch back to use g_dnl code -address comment from Lukasz and Simon -fix checkpatch error Changes in v2: -switch to use usb masstorage framework -add readme for rockusb Eddie Cai (4): usb: rockchip: add the rockusb gadget usb: rockchip: add rockusb command rockchip:usb: add a simple readme for rockusb rockchip: usb: enable rockusb on rk3288 based board arch/arm/include/asm/arch-rockchip/f_rockusb.h | 104 ++++ cmd/Kconfig | 11 + cmd/Makefile | 1 + cmd/rockusb.c | 74 +++ configs/evb-rk3288_defconfig | 3 + configs/fennec-rk3288_defconfig | 2 + configs/firefly-rk3288_defconfig | 2 + configs/miqi-rk3288_defconfig | 2 + configs/popmetal-rk3288_defconfig | 2 + configs/rock2_defconfig | 3 + configs/sandbox_defconfig | 3 +- configs/tinker-rk3288_defconfig | 2 + doc/README.rockusb | 37 ++ drivers/usb/gadget/Makefile | 1 + drivers/usb/gadget/f_rockusb.c | 724 +++++++++++++++++++++++++ 15 files changed, 970 insertions(+), 1 deletion(-) create mode 100644 arch/arm/include/asm/arch-rockchip/f_rockusb.h create mode 100644 cmd/rockusb.c create mode 100644 doc/README.rockusb create mode 100644 drivers/usb/gadget/f_rockusb.c -- 1.9.1

3 18

[U-Boot] Problem in booting an u-boot image for raspberry pi 2 on QEMU
by Pradeep M C 09 May '17

09 May '17

Hi people, Needed some help in running u-boot on qemu emulating Raspberry pi 2. I came across qemu supporting emulation of Raspbeerry pi 2 (raspi2 machine in qemu). I thought of giving it a try by running u-boot compiled for Raspberry pi 2. I used the config "rpi_2_defconfig" to build u-boot. following is the command I used to invoke QEMU qemu-system-arm -M raspi2 -kernel u-boot i see the following message on the serial console of qemu U-Boot 2017.03-01088-gd0ffda8-dirty (Apr 27 2017 - 09:21:24 +0530) DRAM: 960 MiB RPI 2 Model B (0xa21041) MMC: bcm2835_sdhci: 0 And it never goes past this point and I never get the u-boot console. I tried debugging through gdb. this is the back trace of the stack #0 timer_get_us () at lib/time.c:124 #1 0x3bf643d4 in bcm2835_sdhci_raw_writel (reg=44, val=16777216, host=0x3bb3d3e8) at drivers/mmc/bcm2835_sdhci.c:74 #2 bcm2835_sdhci_writeb (host=0x3bb3d3e8, val=<optimized out>, reg=<optimized out>) at drivers/mmc/bcm2835_sdhci.c:117 #3 0x3bf63270 in sdhci_writeb (reg=47, val=val@entry=1 '\001', host=host@entry=0x3bb3d3e8) at include/sdhci.h:285 #4 sdhci_reset (host=host@entry=0x3bb3d3e8, mask=mask@entry=1 '\001') at drivers/mmc/sdhci.c:29 #5 0x3bf63308 in sdhci_init (mmc=0x3bb3d460) at drivers/mmc/sdhci.c:481 #6 0x3bf62b48 in mmc_start_init (mmc=0x3bb3d460) at drivers/mmc/mmc.c:1673 #7 0x3bf62d90 in mmc_init (mmc=mmc@entry=0x3bb3d460) at drivers/mmc/mmc.c:1746 #8 0x3bf610b4 in mmc_get_dev (dev=<optimized out>, descp=0x3bb38ccc) at drivers/mmc/mmc_legacy.c:221 #9 0x3bf602c8 in blk_get_devnum_by_typename (if_typename=if_typename@entry=0x3bf89bc5 "mmc", devnum=devnum@entry=0) at drivers/block/blk_legacy.c:205 #10 0x3bf5ce48 in get_dev_hwpart (hwpart=0, dev=0, ifname=0x3bf89bc5 "mmc") at disk/part.c:48 #11 blk_get_device_by_str (ifname=ifname@entry=0x3bf89bc5 "mmc", dev_hwpart_str=dev_hwpart_str@entry=0x3bb3d5c0 "0", dev_desc=0x3bb38dc4, dev_desc@entry=0x3bf5cf78 <blk_get_device_part_str+176>) at disk/part.c:367 #12 0x3bf5cf78 in blk_get_device_part_str (ifname=ifname@entry=0x3bf89bc5 "mmc", dev_part_str=dev_part_str@entry=0x3bf854c1 "0:1", dev_desc=0x3bf5cf78 <blk_get_device_part_str+176>, dev_desc@entry=0x3bb38dbc, info=0x3bb38dc8, info@entry=0x3bb38dc0, allow_whole_dev=allow_whole_dev@entry=1) at disk/part.c:475 #13 0x3bf51db4 in env_relocate_spec () at common/env_fat.c:85 #14 0x3bf578a0 in env_relocate () at common/env_common.c:268 #15 0x3bf501c4 in initr_env () at common/board_r.c:479 #16 0x3bf71144 in initcall_run_list (init_sequence=init_sequence@entry=0x3bf8ecd8) at lib/initcall.c:31 #17 0x3bf50314 in board_init_r (new_gd=<optimized out>, dest_addr=<optimized out>) at common/board_r.c:947 #18 0x3bf41710 in _main () at arch/arm/lib/crt0.S:153 #19 0x3bf41710 in _main () at arch/arm/lib/crt0.S:153 Could somebody help me in further debugging? QEMU version: 2.8 Regards, Pradeep M C

1 0

[U-Boot] Pull request: u-boot-spi/next
by Jagan Teki 09 May '17

09 May '17

Hi Tom, Please take this PR. thanks! Jagan. The following changes since commit ac6991fb5fc1a694b29f4ebd5e07baebf818d7cc: zynq: spi: Honour the activation / deactivation delay (2017-05-03 11:03:04 +0530) are available in the git repository at: git://git.denx.de/u-boot-spi.git next for you to fetch changes up to 0b2e5bbe6a4f3d25522675198b8beb0093a2e750: env_sf: use DIV_ROUND_UP to calculate number of sectors to erase (2017-05-03 11:18:20 +0530) ---------------------------------------------------------------- Andreas Fenkart (4): env_sf: factor out prepare_flash_device enf_sf: reuse setup_flash_device instead of open coding it env_sf: re-order error handling in single-buffer env_relocate_spec env_sf: use DIV_ROUND_UP to calculate number of sectors to erase common/env_sf.c | 92 ++++++++++++++++++++++----------------------------------- 1 file changed, 36 insertions(+), 56 deletions(-)

2 1

[U-Boot] Pull request: u-boot-sunxi/master
by Jagan Teki 09 May '17

09 May '17

Hi Tom, Please take this PR. thanks! Jagan. The following changes since commit e8f86a026125ff2b2d6bd6eac73d2542852aab84: sunxi: fix the default value of CONS_INDEX on non-A23/A33 SUN8I (2017-04-25 11:44:21 +0200) are available in the git repository at: git://git.denx.de/u-boot-sunxi.git master for you to fetch changes up to 5a49b2929c0c73e43470cc53b80a6dfa47b5efda: sunxi: add support for Banana Pi M2 Plus board (2017-05-04 19:46:23 +0530) ---------------------------------------------------------------- Icenowy Zheng (3): sunxi: add clock configuration of R40 sata sunxi: enable SATA on Banana Pi M2 Ultra sunxi: add support for Banana Pi M2 Plus board Jernej Skrabec (6): sunxi: power: Compile sy8106a driver only during SPL build sunxi: Move function for later convenience sunxi: i2c: Add support for DM I2C sunxi: Enable DM_I2C for A64/H3/H5 sunxi: video: Add A64/H3/H5 HDMI driver sunxi: Disable DE2 video driver where not needed Masahiro Yamada (2): ARM: sunxi: move board/sunxi/Kconfig to arch/arm/mach-sunxi/Kconfig ARM: sunxi: use imply instead of bare default y in Kconfig arch/arm/Kconfig | 11 +- arch/arm/include/asm/arch-sunxi/clock_sun6i.h | 18 +- arch/arm/include/asm/arch-sunxi/cpu_sun4i.h | 8 + arch/arm/include/asm/arch-sunxi/display2.h | 124 ++++++++ {board/sunxi => arch/arm/mach-sunxi}/Kconfig | 38 +-- arch/arm/mach-sunxi/board.c | 2 + arch/arm/mach-sunxi/clock_sun6i.c | 7 + board/sunxi/MAINTAINERS | 5 + board/sunxi/board.c | 196 ++++++------- configs/Bananapi_M2_Ultra_defconfig | 3 + configs/Sinovoip_BPI_M2_Plus_defconfig | 20 ++ configs/nanopi_neo_air_defconfig | 1 + configs/nanopi_neo_defconfig | 1 + configs/orangepi_zero_defconfig | 1 + drivers/i2c/mvtwsi.c | 9 + drivers/power/sy8106a.c | 2 + drivers/video/sunxi/Makefile | 1 + drivers/video/sunxi/sunxi_de2.c | 258 +++++++++++++++++ drivers/video/sunxi/sunxi_dw_hdmi.c | 389 ++++++++++++++++++++++++++ include/configs/sunxi-common.h | 9 +- 20 files changed, 979 insertions(+), 124 deletions(-) create mode 100644 arch/arm/include/asm/arch-sunxi/display2.h rename {board/sunxi => arch/arm/mach-sunxi}/Kconfig (98%) create mode 100644 configs/Sinovoip_BPI_M2_Plus_defconfig create mode 100644 drivers/video/sunxi/sunxi_de2.c create mode 100644 drivers/video/sunxi/sunxi_dw_hdmi.c

2 1