October 2013 - U-Boot

[U-Boot] [PATCH v7 0/2] I2C: Zynq
by Michael Burr 15 Oct '13

15 Oct '13

This series of two patches contains improvements for the I2C driver on the Xilinx Zynq architecture. In general, the goals are: > Support for both I2C bus masters ("I2C0" and "I2C1") in the Zynq PS. > Full support for bus multiplexers. > Support for all register-address sizes (0, 1, 2). The changes to file 'zynq_i2c.c' in this patch series are meant to be applied in order: in other words, first apply the changes from the PATCH 1/2 version; then apply the changes in the PATCH 2/2 version. v3: fixed mistake parsing PATCH 1/2 v4: _really_ fixed this time! v5: yet another try v6: one more time v7: again Michael Burr (2): I2C: Zynq: Support for 0-length register address I2C:Zynq: Adapt this driver to the new model README | 9 +++ drivers/i2c/Makefile | 2 +- drivers/i2c/zynq_i2c.c | 147 +++++++++++++++++++++++++++++------------------- include/configs/zynq.h | 10 ++-- 4 files changed, 102 insertions(+), 66 deletions(-) -- 1.7.9.5

1 2

[U-Boot] [PATCH v4 1/2] arm:goni: Update configuration for goni target
by Mateusz Zalega 15 Oct '13

15 Oct '13

From: Arkadiusz Wlodarczyk <a.wlodarczyk(a)samsung.com> Configuration file for GONI has been updated to support FAT file system, new mmc partitioning scheme and read linux kernel from eMMC instead of OneNAND. Signed-off-by: Arkadiusz Wlodarczyk <a.wlodarczyk(a)samsung.com> Signed-off-by: Kyungmin Park <kyungmin.park(a)samsung.com> Signed-off-by: Mateusz Zalega <m.zalega(a)samsung.com> Tested-by: Arkadiusz Wlodarczyk <a.wlodarczyk(a)samsung.com> Tested-by: Mateusz Zalega <m.zalega(a)gmail.com> Cc: Minkyu Kang <mk7.kang(a)samsung.com> --- Changes since v3: - added CMD_EXT4 - made it conform with current, recently accepted USB patches --- include/configs/s5p_goni.h | 18 ++++++++++++++---- 1 file changed, 14 insertions(+), 4 deletions(-) diff --git a/include/configs/s5p_goni.h b/include/configs/s5p_goni.h index c303244..fd441c8 100644 --- a/include/configs/s5p_goni.h +++ b/include/configs/s5p_goni.h @@ -94,7 +94,7 @@ #define NORMAL_MTDPARTS_DEFAULT MTDPARTS_DEFAULT -#define CONFIG_BOOTCOMMAND "run ubifsboot" +#define CONFIG_BOOTCOMMAND "run mmcboot" #define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0" @@ -124,7 +124,7 @@ "onenand erase 0x01560000 0x1eaa0000;" \ "onenand write 0x32000000 0x1260000 0x8C0000\0" \ "bootk=" \ - "onenand read 0x30007FC0 0xc00000 0x600000;" \ + "run loaduimage;" \ "bootm 0x30007FC0\0" \ "flashboot=" \ "set bootargs root=/dev/mtdblock${bootblock} " \ @@ -143,16 +143,21 @@ "set bootargs " CONFIG_RAMDISK_BOOT \ " initrd=0x33000000,8M ramdisk=8192\0" \ "mmcboot=" \ - "set bootargs root=${mmcblk} rootfstype=${rootfstype}" \ + "set bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \ + "rootfstype=${rootfstype}" \ CONFIG_UBI_MTD " ${opts} ${lcdinfo} " \ CONFIG_COMMON_BOOT "; run bootk\0" \ "boottrace=setenv opts initcall_debug; run bootcmd\0" \ "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \ "verify=n\0" \ - "rootfstype=cramfs\0" \ + "rootfstype=ext4\0" \ "console=" CONFIG_DEFAULT_CONSOLE \ "mtdparts=" MTDPARTS_DEFAULT \ "meminfo=mem=80M mem=256M@0x40000000 mem=128M@0x50000000\0" \ + "loaduimage=fatload mmc ${mmcdev}:${mmcbootpart} 0x30007FC0 uImage\0" \ + "mmcdev=0\0" \ + "mmcbootpart=2\0" \ + "mmcrootpart=5\0" \ "mmcblk=/dev/mmcblk1p1\0" \ "bootblock=9\0" \ "ubiblock=8\0" \ @@ -198,6 +203,11 @@ #define CONFIG_DOS_PARTITION 1 +/* FAT */ +#define CONFIG_CMD_FAT +#define CONFIG_CMD_EXT4 +#define CONFIG_FAT_WRITE + #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - 0x1000000) #define CONFIG_SYS_CACHELINE_SIZE 64 -- 1.8.2.1

2 3

[U-Boot] declaring and initializing variables
by York Sun 15 Oct '13

15 Oct '13

Kim, et al., I know I have asked this before. Pardon me as I don't consider myself a savy programmer. I am cleaning up the DDR driver for mpc83xx, mpc85xx and mpc86xx. The question is the accetable formats of declaring and initializing variable at the same time. The variables are the ccsr register pointers. I have two formats here struct ccsr_ddr __iomem *ddr = (void *) CONFIG_FOO_ADDR; struct ccsr_ddr __iomem *ddr = (struct ccsr_ddr __iomem *) CONFIG_FOO_ADDR; You have told me the second format is preferred. I have been using this format since. But in practice, the second format is often too long and I have to wrap to next line. It's not a problem for new code. As I am trying to cleanup the existing code, I would have to make more changes. So I am back to this question. Is the first format (using void *) accetable in long term? Regards, York

3 4

[U-Boot] [PATCH v6 0/2] I2C: Zynq
by Michael Burr 15 Oct '13

15 Oct '13

This series of two patches contains improvements for the I2C driver on the Xilinx Zynq architecture. In general, the goals are: > Support for both I2C bus masters ("I2C0" and "I2C1") in the Zynq PS. > Full support for bus multiplexers. > Support for all register-address sizes (0, 1, 2). The changes to file 'zynq_i2c.c' in this patch series are meant to be applied in order: in other words, first apply the changes from the PATCH 1/2 version; then apply the changes in the PATCH 2/2 version. v3: fixed mistake parsing PATCH 1/2 v4: _really_ fixed this time! v5: yet another try v6: one more time Michael Burr (2): I2C: Zynq: Support for 0-length register address I2C:Zynq: Adapt this driver to the new model README | 9 +++ drivers/i2c/Makefile | 2 +- drivers/i2c/zynq_i2c.c | 147 +++++++++++++++++++++++++++++------------------- include/configs/zynq.h | 10 ++-- 4 files changed, 102 insertions(+), 66 deletions(-) -- 1.7.9.5

1 2

[U-Boot] [PATCH v3] spi: mxc_spi: Fix double incrementing read pointer for unaligned buffers
by Jagannadha Sutradharudu Teki 15 Oct '13

15 Oct '13

From: Timo Herbrecher <t.herbrecher(a)gateware.de> If dout buffer is not 32 bit-aligned or data to transmit is not multiple of 32 bit the read data pointer is already incremented on single byte reads. Signed-off-by: Timo Herbrecher <t.herbrecher(a)gateware.de> Signed-off-by: Jagannadha Sutradharudu Teki <jaganna(a)xilinx.com> --- Changes for v3: - Updated commit msg header Changes for v2: - none drivers/spi/mxc_spi.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/spi/mxc_spi.c b/drivers/spi/mxc_spi.c index fd72a65..95dd03f 100644 --- a/drivers/spi/mxc_spi.c +++ b/drivers/spi/mxc_spi.c @@ -255,8 +255,8 @@ int spi_xchg_single(struct spi_slave *slave, unsigned int bitlen, } else { data = *(u32 *)dout; data = cpu_to_be32(data); + dout += 4; } - dout += 4; } debug("Sending SPI 0x%x\n", data); reg_write(&regs->txdata, data); -- 1.8.3

2 1

[U-Boot] [PATCH v2 0/5] spi: cleanup set for v2013.10 rel
by Jagannadha Sutradharudu Teki 15 Oct '13

15 Oct '13

Cleanup set for v2013.10 release. -- Thanks, Jagan. Bo Shen (1): sf: probe: Add missing Atmel at25df321 flash Jagannadha Sutradharudu Teki (4): sf_ops: Unify bank_sel calculation code sf: Minor cleanups. sf: Add GPL-2.0+ SPDX-License-Identifier for missing ones spi: Add GPL-2.0+ SPDX-License-Identifier for missing files common/cmd_sf.c | 3 ++- drivers/mtd/spi/sf.c | 2 +- drivers/mtd/spi/sf_internal.h | 8 ++++---- drivers/mtd/spi/sf_ops.c | 40 ++++++++++++++++++++++------------------ drivers/mtd/spi/sf_probe.c | 8 +++++--- drivers/spi/altera_spi.c | 2 +- drivers/spi/bfin_spi.c | 2 +- drivers/spi/oc_tiny_spi.c | 2 +- drivers/spi/xilinx_spi.c | 2 +- drivers/spi/xilinx_spi.h | 2 +- include/spi.h | 14 +++++++------- 11 files changed, 46 insertions(+), 39 deletions(-) -- 1.8.3

2 1

[U-Boot] [PATCH v5 0/2] I2C: Zynq
by Michael Burr 15 Oct '13

15 Oct '13

This series of two patches contains improvements for the I2C driver on the Xilinx Zynq architecture. In general, the goals are: > Support for both I2C bus masters ("I2C0" and "I2C1") in the Zynq PS. > Full support for bus multiplexers. > Support for all register-address sizes (0, 1, 2). The changes to file 'zynq_i2c.c' in this patch series are meant to be applied in order: in other words, first apply the changes from the PATCH 1/2 version; then apply the changes in the PATCH 2/2 version. v3: fixed mistake parsing PATCH 1/2 v4: _really_ fixed this time! v5: yet another try Michael Burr (2): I2C: Zynq: Support for 0-length register address I2C:Zynq: Adapt this driver to the new model README | 9 +++ drivers/i2c/Makefile | 2 +- drivers/i2c/zynq_i2c.c | 147 +++++++++++++++++++++++++++++------------------- include/configs/zynq.h | 10 ++-- 4 files changed, 102 insertions(+), 66 deletions(-) -- 1.7.9.5

1 2

[U-Boot] [PATCH v2 0/11] Support for the kmp204x reference design
by Valentin Longchamp 15 Oct '13

15 Oct '13

This series includes all the needed patches to run u-boot on Keymile's kmp204x reference design. The kmp204x is a reference design based on Freescale's P2040/P2041 SoC. It is supposed to be a reference platform for future boards. There is currently only one board that is based on this design which is called kmlion1. The first 10 patches of the series are small changes to the generic Keymile board support code as well as minor changes to some Freescale drivers and CPU support. The final patch 11 is where the new kmp204x code is introduced. It is mostly based on the existing P2041rdb code by Freescale which was adapted to our design. Changes in v2: - Introduce CONFIG_KM_I2C_ABORT #define to avoid #if !defined in common.c - add CONFIG_KM_COMMON_ETH_INIT for the km board that need the common.c board_eth_init - when refresh rate gets halved for extended range temperature operations, the srt bit in the mode register 2 is set. - Remove patch "5/8 fsl: do not define FSL_SRIO_PCIE_BOOT_MASTER for all P2041 systems" from the series as it is not needed with current u-boot. - fix the defines used in kmp204x/law.c for the lbus local address windows. - fix the header files to include Freescale's copyrights - integrate Scott's feedback Valentin Longchamp (11): km-powerpc: move SYS_MALLOC_LEN out of keymile-common.h km-powerpc: move CONFIG_FLASH_CFI_MTD to km83xx-common.h KM: fix typo in default environment KM: add CONFIG_KM_I2C_ABORT option km: add CONFIG_KM_COMMON_ETH_INIT for km common eth init mpc8xxx: set x2 DDR3 refresh rate if SPD config requires it net/fman: add a fm_enable_port function mtd/fsl_elbc: take NAND_ECC_SOFT_BCH config option into account fsl/mpc85xx: introduce fsl_print_rcw function fsl/mpc85xx: define common serdes_clock_to_string function mpc85xx: introduce the kmp204x reference design support MAINTAINERS | 1 + arch/powerpc/cpu/mpc85xx/Makefile | 1 + arch/powerpc/cpu/mpc85xx/fsl_corenet2_serdes.c | 21 + arch/powerpc/cpu/mpc85xx/fsl_corenet_rcw.c | 43 ++ arch/powerpc/cpu/mpc85xx/fsl_corenet_serdes.c | 17 + .../powerpc/cpu/mpc8xxx/ddr/common_timing_params.h | 1 + arch/powerpc/cpu/mpc8xxx/ddr/ctrl_regs.c | 7 +- arch/powerpc/cpu/mpc8xxx/ddr/ddr3_dimm_params.c | 4 + .../cpu/mpc8xxx/ddr/lc_common_dimm_params.c | 5 + arch/powerpc/include/asm/fsl_ddr_dimm_params.h | 1 + arch/powerpc/include/asm/fsl_rcw.h | 19 + arch/powerpc/include/asm/fsl_serdes.h | 1 + board/freescale/b4860qds/b4860qds.c | 29 +- board/freescale/corenet_ds/corenet_ds.c | 38 +- board/freescale/p2041rdb/p2041rdb.c | 14 - board/freescale/t4qds/t4qds.c | 28 +- board/keymile/common/common.c | 8 +- board/keymile/kmp204x/Makefile | 48 +++ board/keymile/kmp204x/ddr.c | 80 ++++ board/keymile/kmp204x/eth.c | 87 ++++ board/keymile/kmp204x/kmp204x.c | 285 +++++++++++++ board/keymile/kmp204x/kmp204x.h | 31 ++ board/keymile/kmp204x/law.c | 56 +++ board/keymile/kmp204x/pbi.cfg | 51 +++ board/keymile/kmp204x/pci.c | 51 +++ board/keymile/kmp204x/rcw_kmp204x.cfg | 11 + board/keymile/kmp204x/tlb.c | 126 ++++++ boards.cfg | 1 + drivers/mtd/nand/fsl_elbc_nand.c | 6 +- drivers/net/fm/init.c | 7 + include/configs/km/keymile-common.h | 4 +- include/configs/km/km-powerpc.h | 4 +- include/configs/km/km83xx-common.h | 4 + include/configs/km/km_arm.h | 2 + include/configs/km/kmp204x-common.h | 462 +++++++++++++++++++++ include/configs/km82xx.h | 2 + include/configs/kmp204x.h | 84 ++++ include/fm_eth.h | 1 + 38 files changed, 1534 insertions(+), 107 deletions(-) create mode 100644 arch/powerpc/cpu/mpc85xx/fsl_corenet_rcw.c create mode 100644 arch/powerpc/include/asm/fsl_rcw.h create mode 100644 board/keymile/kmp204x/Makefile create mode 100644 board/keymile/kmp204x/ddr.c create mode 100644 board/keymile/kmp204x/eth.c create mode 100644 board/keymile/kmp204x/kmp204x.c create mode 100644 board/keymile/kmp204x/kmp204x.h create mode 100644 board/keymile/kmp204x/law.c create mode 100644 board/keymile/kmp204x/pbi.cfg create mode 100644 board/keymile/kmp204x/pci.c create mode 100644 board/keymile/kmp204x/rcw_kmp204x.cfg create mode 100644 board/keymile/kmp204x/tlb.c create mode 100644 include/configs/km/kmp204x-common.h create mode 100644 include/configs/kmp204x.h -- 1.8.0.1

2 15

[U-Boot] [PATCH v4 0/2] I2C: Zynq
by Michael Burr 15 Oct '13

15 Oct '13

This series of two patches contains improvements for the I2C driver on the Xilinx Zynq architecture. In general, the goals are: > Support for both I2C bus masters ("I2C0" and "I2C1") in the Zynq PS. > Full support for bus multiplexers. > Support for all register-address sizes (0, 1, 2). The changes to file 'zynq_i2c.c' in this patch series are meant to be applied in order: in other words, first apply the changes from the PATCH 1/2 version; then apply the changes in the PATCH 2/2 version. v3: fixed mistake parsing PATCH 1/2 v4: _really_ fixed this time! Michael Burr (2): I2C: Zynq: Support for 0-length register address I2C:Zynq: Adapt this driver to the new model README | 9 +++ drivers/i2c/Makefile | 2 +- drivers/i2c/zynq_i2c.c | 147 +++++++++++++++++++++++++++++------------------- include/configs/zynq.h | 10 ++-- 4 files changed, 102 insertions(+), 66 deletions(-) -- 1.7.9.5

1 2

[U-Boot] [PATCH v3 0/2] I2C: Zynq
by Michael Burr 15 Oct '13

15 Oct '13

This series of two patches contains improvements for the I2C driver on the Xilinx Zynq architecture. In general, the goals are: > Support for both I2C bus masters ("I2C0" and "I2C1") in the Zynq PS. > Full support for bus multiplexers. > Support for all register-address sizes (0, 1, 2). The changes to file 'zynq_i2c.c' in this patch series are meant to be applied in order: in other words, first apply the changes from the PATCH 1/2 version; then apply the changes in the PATCH 2/2 version. v3: fixed mistake parsing PATCH 1/2 Michael Burr (2): I2C: Zynq: Support for 0-length register address I2C:Zynq: Adapt this driver to the new model README | 9 +++ drivers/i2c/Makefile | 2 +- drivers/i2c/zynq_i2c.c | 147 +++++++++++++++++++++++++++++------------------- include/configs/zynq.h | 10 ++-- 4 files changed, 102 insertions(+), 66 deletions(-) -- 1.7.9.5

1 2