July 2017 - U-Boot

[U-Boot] [PATCH] Added configs/Sinovoip_BPI_M1_plus_defconfig
by krichy＠nmdps.net 11 Jul '17

11 Jul '17

This is a fixed version for eth initialization on master. --- configs/Sinovoip_BPI_M1_plus_defconfig | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) create mode 100644 configs/Sinovoip_BPI_M1_plus_defconfig diff --git a/configs/Sinovoip_BPI_M1_plus_defconfig b/configs/Sinovoip_BPI_M1_plus_defconfig new file mode 100644 index 0000000000..6761981071 --- /dev/null +++ b/configs/Sinovoip_BPI_M1_plus_defconfig @@ -0,0 +1,21 @@ +CONFIG_ARM=y +CONFIG_ARCH_SUNXI=y +CONFIG_SPL_I2C_SUPPORT=y +CONFIG_MACH_SUN7I=y +CONFIG_DRAM_CLK=432 +CONFIG_USB1_VBUS_PIN="PH0" +CONFIG_USB2_VBUS_PIN="PH1" +CONFIG_VIDEO_COMPOSITE=y +CONFIG_GMAC_TX_DELAY=3 +CONFIG_DEFAULT_DEVICE_TREE="sun7i-a20-bananapi-m1-plus" +# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set +CONFIG_MACPWR="PH23" +CONFIG_SYS_EXTRA_OPTIONS="SUNXI_GMAC,RGMII,AHCI" +CONFIG_SPL=y +# CONFIG_CMD_IMLS is not set +# CONFIG_CMD_FLASH is not set +# CONFIG_CMD_FPGA is not set +CONFIG_NETCONSOLE=y +CONFIG_ETH_DESIGNWARE=y +CONFIG_AXP_ALDO4_VOLT=2500 +CONFIG_USB_EHCI_HCD=y -- 2.11.0

1 0

[U-Boot] [PATCH] ls1046aqds: update the defaule mtdparts
by xiaowei.bao 11 Jul '17

11 Jul '17

From: Bao Xiaowei <xiaowei.bao(a)nxp.com> modify the include/configs/ls1046aqds.h file, according to the latest partion rules, norflash nandflash dspiflash detailed partion as follows: mtd0: 00100000 00020000 "nor_bank0_rcw" mtd1: 00200000 00020000 "nor_bank0_uboot" mtd2: 00100000 00020000 "nor_bank0_uboot_env" mtd3: 00200000 00020000 "nor_bank0_ppa" mtd4: 00300000 00020000 "nor_bank0_secure_boot" mtd5: 00600000 00020000 "nor_bank0_dppa_qe" mtd6: 00100000 00020000 "nor_bank0_dtb" mtd7: 01000000 00020000 "nor_bank0_kernel" mtd8: 02000000 00020000 "nor_bank0_rootfs" mtd9: 00100000 00020000 "nor_bank4_rcw" mtd10: 00200000 00020000 "nor_bank4_uboot" mtd11: 00200000 00020000 "nor_bank4_uboot_env" mtd12: 00100000 00020000 "nor_bank4_ppa" mtd13: 00300000 00020000 "nor_bank4_secure_boot" mtd14: 00600000 00020000 "nor_bank4_dppa_qe" mtd15: 00100000 00020000 "nor_bank4_dtb" mtd16: 01000000 00020000 "nor_bank4_kernel" mtd17: 02000000 00020000 "nor_bank4_rootfs" mtd18: 00100000 00040000 "nand_rcw" mtd19: 00200000 00040000 "nand_uboot" mtd20: 00100000 00040000 "nand_uboot_env" mtd21: 00200000 00040000 "nand_ppa" mtd22: 00300000 00040000 "nand_secure_boot" mtd23: 00600000 00040000 "nand_dppa_qe" mtd24: 00100000 00040000 "nand_dtb" mtd25: 01000000 00040000 "nand_kernel" mtd26: 02000000 00040000 "nand_rootfs" mtd27: 1c000000 00040000 "nand_free" mtd28: 01000000 00010000 "spi0_free" mtd29: 00080000 00001000 "spi1_free" mtd30: 00800000 00001000 "spi2_free" Signed-off-by: Bao Xiaowei <xiaowei.bao(a)nxp.com> --- include/configs/ls1046aqds.h | 28 +++++++++++++++++----------- 1 file changed, 17 insertions(+), 11 deletions(-) diff --git a/include/configs/ls1046aqds.h b/include/configs/ls1046aqds.h index 5d2e819..57aed04 100644 --- a/include/configs/ls1046aqds.h +++ b/include/configs/ls1046aqds.h @@ -479,17 +479,23 @@ unsigned long get_board_ddr_clk(void); #define MTDPARTS_DEFAULT "mtdparts=1550000.quadspi:2m(uboot)," \ "14m(free)" #else -#define MTDPARTS_DEFAULT "mtdparts=60000000.nor:" \ - "2m@0x100000(nor_bank0_uboot),"\ - "40m@0x1100000(nor_bank0_fit)," \ - "7m(nor_bank0_user)," \ - "2m@0x4100000(nor_bank4_uboot)," \ - "40m@0x5100000(nor_bank4_fit),"\ - "-(nor_bank4_user);" \ - "7e800000.flash:" \ - "4m(nand_uboot),36m(nand_kernel)," \ - "472m(nand_free);spi0.0:2m(uboot)," \ - "14m(free)" +#define MTDPARTS_DEFAULT "mtdparts=60000000.nor:1m(nor_bank0_rcw)," \ + "2m(nor_bank0_uboot),1m(nor_bank0_uboot_env)," \ + "2m(nor_bank0_ppa),3m(nor_bank0_secure_boot)," \ + "6m(nor_bank0_dppa_qe),1m(nor_bank0_dtb)," \ + "16m(nor_bank0_kernel),32m(nor_bank0_rootfs)," \ + "1m(nor_bank4_rcw),2m(nor_bank4_uboot)," \ + "2m(nor_bank4_uboot_env),1m(nor_bank4_ppa)," \ + "3m(nor_bank4_secure_boot),6m(nor_bank4_dppa_qe)," \ + "1m(nor_bank4_dtb),16m(nor_bank4_kernel)," \ + "32m(nor_bank4_rootfs);7e800000.flash:" \ + "1m(nand_rcw),2m(nand_uboot)," \ + "1m(nand_uboot_env),2m(nand_ppa)," \ + "3m(nand_secure_boot),6m(nand_dppa_qe)," \ + "1m(nand_dtb),16m(nand_kernel)," \ + "32m(nand_rootfs),448m(nand_free);" \ + "spi0.0:16m(spi0_free);" \ + "spi0.1:512k(spi1_free);spi0.2:8m(spi2_free)" #endif #include <asm/fsl_secure_boot.h> -- 2.1.0.27.g96db324

1 0

[U-Boot] [PATCH v6] mmc: gen_atmel_mci: add driver model support for mci
by Wenyou Yang 11 Jul '17

11 Jul '17

Add the driver model support for Atmel mci while retaining the existing legacy code. This allows the driver to support boards that have converted to driver model as well as those that have not. Signed-off-by: Wenyou Yang <wenyou.yang(a)atmel.com> --- Changes in v6: - Rebase the master branch (commit: 4f6d85bb51). Changes in v5: - Rebase on v2017.03. Changes in v4: - Remove unneeded #ifdef CONFIG_DM_MMC. Changes in v3: - Use unified #ifdef CONFIG_DM_MMC #else...#endif, instead of #ifndef CONFIG_DM_MMC #else...#endif. Changes in v2: - Change the return type of atmel_mci_setup_cfg() from int to void. - Add comments on the features depends on the IP version. - Add the error handle path of clock. - Fix the missing use priv->bus_clk_rate. - Return from mmc_bind() directly, instead of checking its return. drivers/mmc/Kconfig | 9 +++ drivers/mmc/gen_atmel_mci.c | 158 +++++++++++++++++++++++++++++++++++++++++++- 2 files changed, 166 insertions(+), 1 deletion(-) diff --git a/drivers/mmc/Kconfig b/drivers/mmc/Kconfig index 560391fae2..f285698272 100644 --- a/drivers/mmc/Kconfig +++ b/drivers/mmc/Kconfig @@ -365,6 +365,15 @@ config MMC_SUNXI This selects support for the SD/MMC Host Controller on Allwinner sunxi SoCs. +config GENERIC_ATMEL_MCI + bool "Atmel Multimedia Card Interface support" + depends on DM_MMC && BLK && DM_MMC_OPS && ARCH_AT91 + help + This enables support for Atmel High Speed Multimedia Card Interface + (HSMCI), which supports the MultiMedia Card (MMC) Specification V4.3, + the SD Memory Card Specification V2.0, the SDIO V2.0 specification + and CE-ATA V1.1. + endif config TEGRA124_MMC_DISABLE_EXT_LOOPBACK diff --git a/drivers/mmc/gen_atmel_mci.c b/drivers/mmc/gen_atmel_mci.c index 7dc4a5de74..c25d9ed96e 100644 --- a/drivers/mmc/gen_atmel_mci.c +++ b/drivers/mmc/gen_atmel_mci.c @@ -10,6 +10,7 @@ */ #include <common.h> +#include <clk.h> #include <mmc.h> #include <part.h> #include <malloc.h> @@ -18,8 +19,11 @@ #include <asm/byteorder.h> #include <asm/arch/clk.h> #include <asm/arch/hardware.h> +#include <dm/device.h> #include "atmel_mci.h" +DECLARE_GLOBAL_DATA_PTR; + #ifndef CONFIG_SYS_MMC_CLK_OD # define CONFIG_SYS_MMC_CLK_OD 150000 #endif @@ -37,6 +41,10 @@ struct atmel_mci_priv { struct atmel_mci *mci; unsigned int initialized:1; unsigned int curr_clk; +#ifdef CONFIG_DM_MMC + struct mmc mmc; + ulong bus_clk_rate; +#endif }; /* Read Atmel MCI IP version */ @@ -58,11 +66,19 @@ static void dump_cmd(u32 cmdr, u32 arg, u32 status, const char* msg) } /* Setup for MCI Clock and Block Size */ +#ifdef CONFIG_DM_MMC +static void mci_set_mode(struct atmel_mci_priv *priv, u32 hz, u32 blklen) +{ + struct mmc *mmc = &priv->mmc; + u32 bus_hz = priv->bus_clk_rate; +#else static void mci_set_mode(struct mmc *mmc, u32 hz, u32 blklen) { struct atmel_mci_priv *priv = mmc->priv; - atmel_mci_t *mci = priv->mci; u32 bus_hz = get_mci_clk_rate(); +#endif + + atmel_mci_t *mci = priv->mci; u32 clkdiv = 255; unsigned int version = atmel_mci_get_version(mci); u32 clkodd = 0; @@ -202,10 +218,18 @@ io_fail: * Sends a command out on the bus and deals with the block data. * Takes the mmc pointer, a command pointer, and an optional data pointer. */ +#ifdef CONFIG_DM_MMC +static int atmel_mci_send_cmd(struct udevice *dev, struct mmc_cmd *cmd, + struct mmc_data *data) +{ + struct atmel_mci_priv *priv = dev_get_priv(dev); + struct mmc *mmc = mmc_get_mmc_dev(dev); +#else static int mci_send_cmd(struct mmc *mmc, struct mmc_cmd *cmd, struct mmc_data *data) { struct atmel_mci_priv *priv = mmc->priv; +#endif atmel_mci_t *mci = priv->mci; u32 cmdr; u32 error_flags = 0; @@ -335,17 +359,28 @@ mci_send_cmd(struct mmc *mmc, struct mmc_cmd *cmd, struct mmc_data *data) return 0; } +#ifdef CONFIG_DM_MMC +static int atmel_mci_set_ios(struct udevice *dev) +{ + struct atmel_mci_priv *priv = dev_get_priv(dev); + struct mmc *mmc = mmc_get_mmc_dev(dev); +#else /* Entered into mmc structure during driver init */ static int mci_set_ios(struct mmc *mmc) { struct atmel_mci_priv *priv = mmc->priv; +#endif atmel_mci_t *mci = priv->mci; int bus_width = mmc->bus_width; unsigned int version = atmel_mci_get_version(mci); int busw; /* Set the clock speed */ +#ifdef CONFIG_DM_MMC + mci_set_mode(priv, mmc->clock, MMC_DEFAULT_BLKLEN); +#else mci_set_mode(mmc, mmc->clock, MMC_DEFAULT_BLKLEN); +#endif /* * set the bus width and select slot for this interface @@ -374,10 +409,15 @@ static int mci_set_ios(struct mmc *mmc) return 0; } +#ifdef CONFIG_DM_MMC +static int atmel_mci_hw_init(struct atmel_mci_priv *priv) +{ +#else /* Entered into mmc structure during driver init */ static int mci_init(struct mmc *mmc) { struct atmel_mci_priv *priv = mmc->priv; +#endif atmel_mci_t *mci = priv->mci; /* Initialize controller */ @@ -392,11 +432,16 @@ static int mci_init(struct mmc *mmc) writel(~0UL, &mci->idr); /* Set default clocks and blocklen */ +#ifdef CONFIG_DM_MMC + mci_set_mode(priv, CONFIG_SYS_MMC_CLK_OD, MMC_DEFAULT_BLKLEN); +#else mci_set_mode(mmc, CONFIG_SYS_MMC_CLK_OD, MMC_DEFAULT_BLKLEN); +#endif return 0; } +#ifndef CONFIG_DM_MMC static const struct mmc_ops atmel_mci_ops = { .send_cmd = mci_send_cmd, .set_ios = mci_set_ios, @@ -456,3 +501,114 @@ int atmel_mci_init(void *regs) return 0; } +#endif + +#ifdef CONFIG_DM_MMC +static const struct dm_mmc_ops atmel_mci_mmc_ops = { + .send_cmd = atmel_mci_send_cmd, + .set_ios = atmel_mci_set_ios, +}; + +static void atmel_mci_setup_cfg(struct atmel_mci_priv *priv) +{ + struct mmc_config *cfg; + u32 version; + + cfg = &priv->cfg; + cfg->name = "Atmel mci"; + cfg->voltages = MMC_VDD_32_33 | MMC_VDD_33_34; + + /* + * If the version is above 3.0, the capabilities of the 8-bit + * bus width and high speed are supported. + */ + version = atmel_mci_get_version(priv->mci); + if ((version & 0xf00) >= 0x300) { + cfg->host_caps = MMC_MODE_8BIT | + MMC_MODE_HS | MMC_MODE_HS_52MHz; + } + + cfg->host_caps |= MMC_MODE_4BIT; + cfg->b_max = CONFIG_SYS_MMC_MAX_BLK_COUNT; + cfg->f_min = priv->bus_clk_rate / (2 * 256); + cfg->f_max = priv->bus_clk_rate / 2; +} + +static int atmel_mci_enable_clk(struct udevice *dev) +{ + struct atmel_mci_priv *priv = dev_get_priv(dev); + struct clk clk; + ulong clk_rate; + int ret = 0; + + ret = clk_get_by_index(dev, 0, &clk); + if (ret) { + ret = -EINVAL; + goto failed; + } + + ret = clk_enable(&clk); + if (ret) + goto failed; + + clk_rate = clk_get_rate(&clk); + if (!clk_rate) { + ret = -EINVAL; + goto failed; + } + + priv->bus_clk_rate = clk_rate; + +failed: + clk_free(&clk); + + return ret; +} + +static int atmel_mci_probe(struct udevice *dev) +{ + struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev); + struct atmel_mci_priv *priv = dev_get_priv(dev); + struct mmc *mmc; + int ret; + + ret = atmel_mci_enable_clk(dev); + if (ret) + return ret; + + priv->mci = (struct atmel_mci *)dev_get_addr_ptr(dev); + + atmel_mci_setup_cfg(priv); + + mmc = &priv->mmc; + mmc->cfg = &priv->cfg; + mmc->dev = dev; + upriv->mmc = mmc; + + atmel_mci_hw_init(priv); + + return 0; +} + +static int atmel_mci_bind(struct udevice *dev) +{ + struct atmel_mci_priv *priv = dev_get_priv(dev); + + return mmc_bind(dev, &priv->mmc, &priv->cfg); +} + +static const struct udevice_id atmel_mci_ids[] = { + { .compatible = "atmel,hsmci" }, + { } +}; + +U_BOOT_DRIVER(atmel_mci) = { + .name = "atmel-mci", + .id = UCLASS_MMC, + .of_match = atmel_mci_ids, + .bind = atmel_mci_bind, + .probe = atmel_mci_probe, + .priv_auto_alloc_size = sizeof(struct atmel_mci_priv), + .ops = &atmel_mci_mmc_ops, +}; +#endif -- 2.11.0

4 3

[U-Boot] [PATCH 0/3] Zynq: Add support for UEFI booted Z-Turn
by Alexander Graf 11 Jul '17

11 Jul '17

I got myself an amazing new toy: A MYIR Z-Turn board. Since the only sane way to boot distributions on such a device is obviously U-Boot with grub and openSUSE, I stumbled over a few shortcomings in the current upstream state of affairs. This patch set fixes most of them. With this set applied, we can boot UEFI binaries just fine even on 32bit zynq systems. We can also boot on the Z-Turn, albeit only without USB and Ethernet (fixes to come). Alexander Graf (3): zynq: Add EFI runtime sections to linker script zynq: Enable distro boot zynq: Add Z-Turn board arch/arm/dts/Makefile | 1 + arch/arm/dts/zynq-zturn-myir.dts | 161 +++++++++++++++++++++++++++++++++++++++ arch/arm/mach-zynq/u-boot.lds | 29 +++++++ configs/zynq_z_turn_defconfig | 58 ++++++++++++++ include/configs/zynq-common.h | 55 ++++++++++++- 5 files changed, 300 insertions(+), 4 deletions(-) create mode 100644 arch/arm/dts/zynq-zturn-myir.dts create mode 100644 configs/zynq_z_turn_defconfig -- 1.8.5.6

2 4

[U-Boot] [PATCH] ls1046aqds: update the defaule mtdparts
by xiaowei.bao 11 Jul '17

11 Jul '17

From: Bao Xiaowei <xiaowei.bao(a)nxp.com> modify the include/configs/ls1046aqds.h file, according to the latest partion rules, norflash nandflash dspiflash detailed partion as follows: mtd0: 00100000 00020000 "nor_bank0_rcw" mtd1: 00200000 00020000 "nor_bank0_uboot" mtd2: 00100000 00020000 "nor_bank0_uboot_env" mtd3: 00200000 00020000 "nor_bank0_ppa" mtd4: 00300000 00020000 "nor_bank0_secure_boot" mtd5: 00600000 00020000 "nor_bank0_dppa_qe" mtd6: 00100000 00020000 "nor_bank0_dtb" mtd7: 01000000 00020000 "nor_bank0_kernel" mtd8: 02000000 00020000 "nor_bank0_rootfs" mtd9: 00100000 00020000 "nor_bank4_rcw" mtd10: 00200000 00020000 "nor_bank4_uboot" mtd11: 00200000 00020000 "nor_bank4_uboot_env" mtd12: 00100000 00020000 "nor_bank4_ppa" mtd13: 00300000 00020000 "nor_bank4_secure_boot" mtd14: 00600000 00020000 "nor_bank4_dppa_qe" mtd15: 00100000 00020000 "nor_bank4_dtb" mtd16: 01000000 00020000 "nor_bank4_kernel" mtd17: 02000000 00020000 "nor_bank4_rootfs" mtd18: 00100000 00040000 "nand_rcw" mtd19: 00200000 00040000 "nand_uboot" mtd20: 00100000 00040000 "nand_uboot_env" mtd21: 00200000 00040000 "nand_ppa" mtd22: 00300000 00040000 "nand_secure_boot" mtd23: 00600000 00040000 "nand_dppa_qe" mtd24: 00100000 00040000 "nand_dtb" mtd25: 01000000 00040000 "nand_kernel" mtd26: 02000000 00040000 "nand_rootfs" mtd27: 1c000000 00040000 "nand_free" mtd28: 01000000 00010000 "spi0_free" mtd29: 00080000 00001000 "spi1_free" mtd30: 00800000 00001000 "spi2_free" Signed-off-by: Bao Xiaowei <xiaowei.bao(a)nxp.com> --- include/configs/ls1046aqds.h | 28 +++++++++++++++++----------- 1 file changed, 17 insertions(+), 11 deletions(-) diff --git a/include/configs/ls1046aqds.h b/include/configs/ls1046aqds.h index 5d2e819..57aed04 100644 --- a/include/configs/ls1046aqds.h +++ b/include/configs/ls1046aqds.h @@ -479,17 +479,23 @@ unsigned long get_board_ddr_clk(void); #define MTDPARTS_DEFAULT "mtdparts=1550000.quadspi:2m(uboot)," \ "14m(free)" #else -#define MTDPARTS_DEFAULT "mtdparts=60000000.nor:" \ - "2m@0x100000(nor_bank0_uboot),"\ - "40m@0x1100000(nor_bank0_fit)," \ - "7m(nor_bank0_user)," \ - "2m@0x4100000(nor_bank4_uboot)," \ - "40m@0x5100000(nor_bank4_fit),"\ - "-(nor_bank4_user);" \ - "7e800000.flash:" \ - "4m(nand_uboot),36m(nand_kernel)," \ - "472m(nand_free);spi0.0:2m(uboot)," \ - "14m(free)" +#define MTDPARTS_DEFAULT "mtdparts=60000000.nor:1m(nor_bank0_rcw)," \ + "2m(nor_bank0_uboot),1m(nor_bank0_uboot_env)," \ + "2m(nor_bank0_ppa),3m(nor_bank0_secure_boot)," \ + "6m(nor_bank0_dppa_qe),1m(nor_bank0_dtb)," \ + "16m(nor_bank0_kernel),32m(nor_bank0_rootfs)," \ + "1m(nor_bank4_rcw),2m(nor_bank4_uboot)," \ + "2m(nor_bank4_uboot_env),1m(nor_bank4_ppa)," \ + "3m(nor_bank4_secure_boot),6m(nor_bank4_dppa_qe)," \ + "1m(nor_bank4_dtb),16m(nor_bank4_kernel)," \ + "32m(nor_bank4_rootfs);7e800000.flash:" \ + "1m(nand_rcw),2m(nand_uboot)," \ + "1m(nand_uboot_env),2m(nand_ppa)," \ + "3m(nand_secure_boot),6m(nand_dppa_qe)," \ + "1m(nand_dtb),16m(nand_kernel)," \ + "32m(nand_rootfs),448m(nand_free);" \ + "spi0.0:16m(spi0_free);" \ + "spi0.1:512k(spi1_free);spi0.2:8m(spi2_free)" #endif #include <asm/fsl_secure_boot.h> -- 2.1.0.27.g96db324

1 0

[U-Boot] SAMA5D3 external clock source on XIN and XIN32
by Stuart Ralston 11 Jul '17

11 Jul '17

Hi All, I am hoping someone can help with a software issue, forgive me if I use the wrong terms, I'm more of a hardware guy! I have made a custom SAMA5D31 board that uses 12Mhz and 32Khz oscillators instead of crystals. Both oscillators are fed into the XIN and XIN32 pins, and the XOUT/XOUT32 pins are unconnected. My understanding is that the processor initially boots from the internal RC clock source and then the bootloader switches over to an external clock source. But without a crystal connected, we need to set the configuration registers into bypass mode to accept an external clock source. I have managed to do this with the AT91 initial bootloader, and have this booting. This was fairly trivial, as AT91 has a CONFIG option to put the slow clock into bypass mode and I found the code which sets the CKGR_MOR register and changed the following: MOSCXTEN: 0 MOSCXTBY: 1 MOSCRCEN: 0 MOSCEL: 1 But, I cannot work out how to do the same for U-boot. I can't seem to find any clock source CONFIG options for U-boot and I can't find the code which sets the slow clock controller register SCKC_CR. I think I have found the code which sets the CKGR_MOR, but I'm not 100% sure. At the moment, I cannot get U-boot to boot at all. I'm using the SAMA5D3 Xplained code base as a starting point and using AT91Bootstrap 3.8.8 with U-boot 2017.03. Any help much appreciated!!! Cheers, Stuart

1 0

[U-Boot] [ANN] U-Boot v2017.07 is released
by Tom Rini 10 Jul '17

10 Jul '17

Hey all, I've released v2017.07 and it's now live on git and FTP and ACD (along with PGP sig file). With this release we've removed a number of PowerPC architectures due to lack of active support. We've also dropped AVR32 support with this release. Of note here, we have a new and active PowerPC 8xx maintainer, so I look forward to the cleanups coming there. All of the above is a big help to Kconfig migration as we've removed or migrated ~1200 symbols from the last release. We've also got lots of good platform/board updates, code cleanups and other incremental change over time going on here and I like the way things are moving. I try and not call out this-and-that board changes, but it's worth noting that a number of platforms now have the 'fdt apply' sub-command that lets overlays be applied to the currently in memory DTB. Please note that for v2017.09 the calendar works out such that we have up to -rc4 this time with planned releases on July 31st, August 14th, August 28th and September 4th with release on September 11th. Thanks again everyone! -- Tom

2 1

[U-Boot] [PATCH] km/common: remove unused function declarations
by Holger Brunck 10 Jul '17

10 Jul '17

Cc: Wolfgang Denk <wd(a)denx.de> Cc: Heiko Schocher <hs(a)denx.de> Signed-off-by: Holger Brunck <holger.brunck(a)keymile.com> --- board/keymile/common/common.h | 9 --------- 1 file changed, 9 deletions(-) diff --git a/board/keymile/common/common.h b/board/keymile/common/common.h index c74f569a61..81a0af0c3c 100644 --- a/board/keymile/common/common.h +++ b/board/keymile/common/common.h @@ -137,15 +137,6 @@ int toggle_eeprom_spi_bus(void); int get_testpin(void); int set_km_env(void); -int fdt_set_node_and_value(void *blob, - char *nodename, - char *regname, - void *var, - int size); -int fdt_get_node_and_value(void *blob, - char *nodename, - char *propname, - void **var); #define DELAY_ABORT_SEQ 62 /* @200kHz 9 clocks = 44us, 62us is ok */ #define DELAY_HALF_PERIOD (500 / (CONFIG_SYS_I2C_SPEED / 1000)) -- 2.12.0.rc1

3 2

[U-Boot] [PATCH 0/6] AM43xx OP-TEE support
by Andrew F. Davis 10 Jul '17

10 Jul '17

Hello all, This series brings our firewall and OP-TEE support from DRA7xx/AM57xx family devices to the AM43xx class devices. We do this by factoring out code common code from omap5/ into common mach-omap2/ sources. Then add the hooks for the AM43xx boards. Thanks, Andrew Andrew F. Davis (6): arm: mach-omap2: Move omap5/sec-fxns.c into sec-common.c arm: mach-omap2: Factor out common FDT fixup suport arm: mach-omap2: fdt-common: Add OP-TEE node when firmware node is defined arm: mach-omap2: am33xx: Add FDT fixup suport for AM33xx/AM43xx boards board: ti: am43xx: Add TEE loading and firewall setup board: ti: am43xx: Add FDT fixup for HS devices arch/arm/include/asm/omap_common.h | 5 + arch/arm/include/asm/omap_sec_common.h | 6 + arch/arm/mach-omap2/Kconfig | 26 ++++ arch/arm/mach-omap2/Makefile | 2 + arch/arm/mach-omap2/am33xx/Makefile | 1 + arch/arm/mach-omap2/am33xx/fdt.c | 43 ++++++ arch/arm/mach-omap2/fdt-common.c | 168 +++++++++++++++++++++ arch/arm/mach-omap2/omap5/Kconfig | 26 ---- arch/arm/mach-omap2/omap5/Makefile | 1 - arch/arm/mach-omap2/omap5/fdt.c | 119 --------------- .../mach-omap2/{omap5/sec-fxns.c => sec-common.c} | 157 ++++++++++++++++++- board/ti/am43xx/board.c | 16 ++ configs/am43xx_hs_evm_defconfig | 4 + 13 files changed, 420 insertions(+), 154 deletions(-) create mode 100644 arch/arm/mach-omap2/am33xx/fdt.c create mode 100644 arch/arm/mach-omap2/fdt-common.c rename arch/arm/mach-omap2/{omap5/sec-fxns.c => sec-common.c} (64%) -- 2.13.0

3 17

[U-Boot] [PATCH] stm32: Correct positioning of declaration
by Simon Glass 10 Jul '17

10 Jul '17

The current code gives a warning: arch/arm/mach-stm32/stm32f7/soc.c: In function 'arch_cpu_init': arch/arm/mach-stm32/stm32f7/soc.c:38:2: error: 'for' loop initial declarations are only allowed in C99 or C11 mode for (int i = 0; i < ARRAY_SIZE(stm32_region_config); i++) ^ arch/arm/mach-stm32/stm32f7/soc.c:38:2: note: use option -std=c99, -std=gnu99, -std=c11 or -std=gnu11 to compile your code Fix it by moving the declaration to the top of the function. Signed-off-by: Simon Glass <sjg(a)chromium.org> Series-cc trini --- arch/arm/mach-stm32/stm32f7/soc.c | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/arch/arm/mach-stm32/stm32f7/soc.c b/arch/arm/mach-stm32/stm32f7/soc.c index 74a9350a31..a960cc1cbf 100644 --- a/arch/arm/mach-stm32/stm32f7/soc.c +++ b/arch/arm/mach-stm32/stm32f7/soc.c @@ -17,6 +17,8 @@ u32 get_cpu_rev(void) int arch_cpu_init(void) { + int i; + struct mpu_region_config stm32_region_config[] = { { 0x00000000, REGION_0, XN_DIS, PRIV_RW_USR_RW, O_I_WB_RD_WR_ALLOC, REGION_4GB }, @@ -35,7 +37,7 @@ int arch_cpu_init(void) }; disable_mpu(); - for (int i = 0; i < ARRAY_SIZE(stm32_region_config); i++) + for (i = 0; i < ARRAY_SIZE(stm32_region_config); i++) mpu_config(&stm32_region_config[i]); enable_mpu(); -- 2.13.2.725.g09c95d1e9-goog

3 2