February 2013 - U-Boot

[U-Boot] Test and hello
by Goswin von Brederlow 27 Feb '13

27 Feb '13

Hi, just wanted to test out my subscription and say hello. FYI I'm using u-boot on a PengPod1000 / Allwinner10 soc / sunxi. MfG Goswin

1 0

[U-Boot] [PATCH v1 0/6] Bug fixing and clean up to Blackfin architecture.
by Sonic Zhang 27 Feb '13

27 Feb '13

These patches clean up blackfin architecture code and fix some bugs. Bob Liu (2): blackfin: reduce size of u-boot.ldr in bf548-ezkit default config. blackfin: add baudrate to bdinfo Mike Frysinger (1): Blackfin: adjust asm constraints with NMI workaround Sonic Zhang (3): blackfin: Change the member's type in dma structures. blackfin: limit the max memory dma peripheral transfer size to 4 bytes. blackfin: run core1 from L1 code sram start address in uboot init code on core 0 arch/blackfin/cpu/cpu.c | 29 ++++++++++++++++++++++ arch/blackfin/cpu/initcode.c | 3 +- arch/blackfin/include/asm/dma.h | 24 +++++++++--------- arch/blackfin/include/asm/mach-bf561/BF561_def.h | 2 + arch/blackfin/include/asm/mach-bf609/BF609_def.h | 2 + arch/blackfin/lib/board.c | 2 + arch/blackfin/lib/string.c | 9 ++++-- include/configs/bf548-ezkit.h | 23 +++++++---------- include/configs/bf561-ezkit.h | 5 ++++ include/configs/bf609-ezkit.h | 5 ++++ 10 files changed, 74 insertions(+), 30 deletions(-)

1 6

[U-Boot] [U-boot] DSI interface in Samsung Origen board
by TigerLiu＠viatech.com.cn 27 Feb '13

27 Feb '13

Hi, experts: Does u-boot support DSI(display serial interface) interface display monitor? I have an Origen board(Samsung S5PV319 Cortex-A9 dual core), it supports DSI interface. Best wishes,

1 0

[U-Boot] [PATCH v3 1/2] mtd: nand: Introduce CONFIG_SYS_NAND_BUSWIDTH_16BIT
by Fabio Estevam 27 Feb '13

27 Feb '13

From: Fabio Estevam <fabio.estevam(a)freescale.com> Introduce CONFIG_SYS_NAND_BUSWIDTH_16BIT option so that other NAND controller drivers could use it when a 16-bit NAND is deployed. drivers/mtd/nand/ndfc has CONFIG_SYS_NDFC_16BIT, so just rename it, so that other NAND drivers could reuse the same symbol. Signed-off-by: Fabio Estevam <fabio.estevam(a)freescale.com> --- Changes since v2: - None Changes since v1: - Improve README README | 9 ++++++--- drivers/mtd/nand/ndfc.c | 4 ++-- 2 files changed, 8 insertions(+), 5 deletions(-) diff --git a/README b/README index d8cb394..bdd2c81 100644 --- a/README +++ b/README @@ -3713,9 +3713,12 @@ Low Level (hardware related) configuration options: - CONFIG_SYS_SRIOn_MEM_SIZE: Size of SRIO port 'n' memory region -- CONFIG_SYS_NDFC_16 - Defined to tell the NDFC that the NAND chip is using a - 16 bit bus. +- CONFIG_SYS_NAND_BUSWIDTH_16BIT + Defined to tell the NAND controller that the NAND chip is using + a 16 bit bus. + Not all NAND drivers use this symbol. + Example of driver that uses it: + - drivers/mtd/nand/ndfc.c - CONFIG_SYS_NDFC_EBC0_CFG Sets the EBC0_CFG register for the NDFC. If not defined diff --git a/drivers/mtd/nand/ndfc.c b/drivers/mtd/nand/ndfc.c index 6ebbb5e..213d2c9 100644 --- a/drivers/mtd/nand/ndfc.c +++ b/drivers/mtd/nand/ndfc.c @@ -156,7 +156,7 @@ static uint8_t ndfc_read_byte(struct mtd_info *mtd) struct nand_chip *chip = mtd->priv; -#ifdef CONFIG_SYS_NDFC_16BIT +#ifdef CONFIG_SYS_NAND_BUSWIDTH_16BIT return (uint8_t) readw(chip->IO_ADDR_R); #else return readb(chip->IO_ADDR_R); @@ -218,7 +218,7 @@ int board_nand_init(struct nand_chip *nand) nand->ecc.bytes = 3; nand->select_chip = ndfc_select_chip; -#ifdef CONFIG_SYS_NDFC_16BIT +#ifdef CONFIG_SYS_NAND_BUSWIDTH_16BIT nand->options |= NAND_BUSWIDTH_16; #endif -- 1.7.9.5

2 2

[U-Boot] [PATCH] Tegra: Remove unused CONFIG_SYS_CPU_OSC_FREQUENCY define
by Tom Warren 26 Feb '13

26 Feb '13

This wasn't used anywhere in any Tegra build. Signed-off-by: Tom Warren <twarren(a)nvidia.com> --- include/configs/tegra-common.h | 8 +++----- 1 files changed, 3 insertions(+), 5 deletions(-) diff --git a/include/configs/tegra-common.h b/include/configs/tegra-common.h index 4a656bb..80c846c 100644 --- a/include/configs/tegra-common.h +++ b/include/configs/tegra-common.h @@ -21,8 +21,8 @@ * MA 02111-1307 USA */ -#ifndef __TEGRA_COMMON_H -#define __TEGRA_COMMON_H +#ifndef _TEGRA_COMMON_H_ +#define _TEGRA_COMMON_H_ #include <asm/sizes.h> #include <linux/stringify.h> @@ -56,10 +56,8 @@ #define CONFIG_SYS_MALLOC_LEN (4 << 20) /* 4MB */ /* - * PllX Configuration + * NS16550 Configuration */ -#define CONFIG_SYS_CPU_OSC_FREQUENCY 1000000 /* Set CPU clock to 1GHz */ - #define CONFIG_SYS_NS16550 #define CONFIG_SYS_NS16550_SERIAL #define CONFIG_SYS_NS16550_REG_SIZE (-4) -- 1.7.0.4

2 1

[U-Boot] [u-boot-mips] gp init and -pie option
by Juhyun (Justin) Oh 26 Feb '13

26 Feb '13

Hi, I got a problem while I was trying out v2013.01.01 on the u-boot-mips fork repo. It looks like my u-boot binary built with "-pie" linker option doesn't work due to wrong "gp" initialization. In the "start.S" file, the gp is supposed to be initialized with "_gp" because ra will hold the address of ".word _gp" line. The below is part of "start.S". ---------------------------- ... /* Initialize $gp */ bal 1f nop .word _gp 1: lw gp, 0(ra) ... ---------------------------- Without the -pie option, linker puts the start address of the .got section. However, with -pie option, the ".word _gp" is translated to "nop". The below is disassembled code. ---------------------------------------------------------------------------- 84001490 <reset>: ... 840014b8: 40804800 mtc0 zero,c0_count 840014bc: 40805800 mtc0 zero,c0_compare 840014c0: 04110002 bal 840014cc <reset+0x3c> 840014c4: 00000000 nop 840014c8: 00000000 nop <--------------- 840014cc: 8ffc0000 lw gp,0(ra) 840014d0: 3c1d8440 lui sp,0x8440 840014d4: 8f9982c0 lw t9,-32064(gp) 840014d8: 03200008 jr t9 840014dc: 00000000 nop ---------------------------------------------------------------------------- Could anyone tell me what is going on here? Am I missing anything? Thanks, Justin

3 6

[U-Boot] [PATCH] am33xx: Update DDR3 EMIF configuration sequence
by Tom Rini 26 Feb '13

26 Feb '13

Based on http://processors.wiki.ti.com/index.php/AM335x_EMIF_Configuration_tips we need to re-work our sequence in config_sdram slightly to match what the TRM describes as the correct sequence. In our current (incorrect) sequence some edge cases may fail to initalize correctly. Signed-off-by: Tom Rini <trini(a)ti.com> --- arch/arm/cpu/armv7/am33xx/ddr.c | 12 +++++++++--- 1 file changed, 9 insertions(+), 3 deletions(-) diff --git a/arch/arm/cpu/armv7/am33xx/ddr.c b/arch/arm/cpu/armv7/am33xx/ddr.c index fd9fc4a..448cc40 100644 --- a/arch/arm/cpu/armv7/am33xx/ddr.c +++ b/arch/arm/cpu/armv7/am33xx/ddr.c @@ -45,13 +45,19 @@ static struct ddr_cmdtctrl *ioctrl_reg = { */ void config_sdram(const struct emif_regs *regs) { - writel(regs->ref_ctrl, &emif_reg->emif_sdram_ref_ctrl); - writel(regs->ref_ctrl, &emif_reg->emif_sdram_ref_ctrl_shdw); - if (regs->zq_config){ + if (regs->zq_config) { + /* + * A value of 0x2800 for the REF CTRL will give us + * about 570us for a delay, which will be long enough + * to configure things. + */ + writel(0x2800, &emif_reg->emif_sdram_ref_ctrl); writel(regs->zq_config, &emif_reg->emif_zq_config); writel(regs->sdram_config, &cstat->secure_emif_sdram_config); } writel(regs->sdram_config, &emif_reg->emif_sdram_config); + writel(regs->ref_ctrl, &emif_reg->emif_sdram_ref_ctrl); + writel(regs->ref_ctrl, &emif_reg->emif_sdram_ref_ctrl_shdw); } /** -- 1.7.9.5

1 0

[U-Boot] [PATCH 1/2] am335x_evm: Never set CONFIG_EXTRA_ENV_SETTINGS in SPL
by Tom Rini 26 Feb '13

26 Feb '13

Because of our support for network-based SPL, we don't discard all of the environment related functions. We however never make use of the default CONFIG_EXTRA_ENV_SETTINGS items and as this variable grows, it brings us closer to (or with some toolchains, over) our SPL size limit. Never set this in the case of SPL. Signed-off-by: Tom Rini <trini(a)ti.com> --- include/configs/am335x_evm.h | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/include/configs/am335x_evm.h b/include/configs/am335x_evm.h index 0dc2a50..630cd48 100644 --- a/include/configs/am335x_evm.h +++ b/include/configs/am335x_evm.h @@ -49,6 +49,7 @@ #define CONFIG_BOOTDELAY 1 #define CONFIG_ENV_VARS_UBOOT_CONFIG #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG +#ifndef CONFIG_SPL_BUILD #define CONFIG_EXTRA_ENV_SETTINGS \ "loadaddr=0x80200000\0" \ "fdtaddr=0x80F80000\0" \ @@ -133,6 +134,8 @@ "if test $board_name = A335X_SK; then " \ "setenv fdtfile am335x-evmsk.dtb; fi\0" \ +#endif + #define CONFIG_BOOTCOMMAND \ "mmc dev ${mmcdev}; if mmc rescan; then " \ "echo SD/MMC found on device ${mmcdev};" \ @@ -367,7 +370,6 @@ */ #undef CONFIG_SPL_ETH_SUPPORT #undef CONFIG_SPL_YMODEM_SUPPORT -#undef CONFIG_EXTRA_ENV_SETTINGS #endif /* -- 1.7.9.5

1 1

[U-Boot] [PATCH 1/2] mtd: nand: Introduce CONFIG_SYS_NAND_BUSWIDTH_16BIT
by Fabio Estevam 26 Feb '13

26 Feb '13

Introduce CONFIG_SYS_NAND_BUSWIDTH_16BIT option so that any NAND controller driver could use it when a 16-bit NAND is deployed. drivers/mtd/nand/ndfc has CONFIG_SYS_NDFC_16BIT, so just rename it, so that other NAND drivers could reuse the same symbol. Signed-off-by: Fabio Estevam <fabio.estevam(a)freescale.com> --- README | 6 +++--- drivers/mtd/nand/ndfc.c | 4 ++-- 2 files changed, 5 insertions(+), 5 deletions(-) diff --git a/README b/README index d8cb394..1e265c9 100644 --- a/README +++ b/README @@ -3713,9 +3713,9 @@ Low Level (hardware related) configuration options: - CONFIG_SYS_SRIOn_MEM_SIZE: Size of SRIO port 'n' memory region -- CONFIG_SYS_NDFC_16 - Defined to tell the NDFC that the NAND chip is using a - 16 bit bus. +- CONFIG_SYS_NAND_BUSWIDTH_16BIT + Defined to tell the NAND controller that the NAND chip is using + a 16 bit bus. - CONFIG_SYS_NDFC_EBC0_CFG Sets the EBC0_CFG register for the NDFC. If not defined diff --git a/drivers/mtd/nand/ndfc.c b/drivers/mtd/nand/ndfc.c index 6ebbb5e..213d2c9 100644 --- a/drivers/mtd/nand/ndfc.c +++ b/drivers/mtd/nand/ndfc.c @@ -156,7 +156,7 @@ static uint8_t ndfc_read_byte(struct mtd_info *mtd) struct nand_chip *chip = mtd->priv; -#ifdef CONFIG_SYS_NDFC_16BIT +#ifdef CONFIG_SYS_NAND_BUSWIDTH_16BIT return (uint8_t) readw(chip->IO_ADDR_R); #else return readb(chip->IO_ADDR_R); @@ -218,7 +218,7 @@ int board_nand_init(struct nand_chip *nand) nand->ecc.bytes = 3; nand->select_chip = ndfc_select_chip; -#ifdef CONFIG_SYS_NDFC_16BIT +#ifdef CONFIG_SYS_NAND_BUSWIDTH_16BIT nand->options |= NAND_BUSWIDTH_16; #endif -- 1.7.9.5

2 2

[U-Boot] [PATCH] Tegra: Add twarren as maintainer for Tegra30 and Tegra114 SoCs
by Tom Warren 26 Feb '13

26 Feb '13

Signed-off-by: Tom Warren <twarren(a)nvidia.com> --- MAINTAINERS | 2 ++ 1 files changed, 2 insertions(+), 0 deletions(-) diff --git a/MAINTAINERS b/MAINTAINERS index 175bbe2..feaca34 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -976,6 +976,8 @@ Tom Warren <twarren(a)nvidia.com> harmony Tegra20 (ARM7 & A9 Dual Core) seaboard Tegra20 (ARM7 & A9 Dual Core) + cardhu Tegra30 (ARM7 & A9 Quad Core) + dalmore Tegra114 (ARM7 & A15 Quad Core) Tom Warren <twarren(a)nvidia.com> Stephen Warren <swarren(a)nvidia.com> -- 1.7.0.4

2 1