April 2011 - U-Boot

[U-Boot] Question about relocation
by Alessandro Rubini 18 Apr '11

18 Apr '11

Hello. I'm trying to make at91sam9261ek working again, but relocation overlaps the destinatin address. In this board, u-boot runs already in RAM. This is exactly like the nhk8815 that I ported a few hours ago, but while there the IPL loaded our code at the beginning of RAM, in this case the IPL loaded us already at end of RAM. Now, this is the printout of the situation: U-Boot code: 23F00000 -> 23F36EFC BSS: -> 23F78570 monitor len: 00078570 ramsize: 04000000 TLB table at: 23ff0000 Top of RAM usable for U-Boot at: 23ff0000 Reserving 481k for U-Boot at: 23f64000 Reserving 180k for malloc() at: 23f37000 Reserving 24 Bytes for Board Info at: 23f36fe8 Reserving 144 Bytes for Global Data at: 23f36f58 New Stack Pointer is: 23f36f50 RAM Configuration: Bank #0: 20000000 64 MiB relocation Offset is: 00064000 Since "tor len: 00078570" and "relocation Offset is: 00064000" the system data-aborts during relocation, as code overwrites relocation tables. What is the suggested solution? Changing the IPL is not acceptable for me, because it is an external tool used by everyone: everybody knows it loads and runs code at 23f0.0000. Thanks /alessandro

2 6

[U-Boot] [PATCH v3 1/3] ARM: MX31: Fix file name label
by Fabio Estevam 18 Apr '11

18 Apr '11

Commit 5d2c154 (IMX: MX31: Cleanup include files and drop nasty #ifdef in drivers) renamed mx31-imx-regs.h to imx-regs.h. Change the file label accordingly. Signed-off-by: Fabio Estevam <fabio.estevam(a)freescale.com> --- This patch series should were applied in the u-boot-arm tree. It also needs the following patch to be applied first: [PATCH v5] ARM: mx31: Print the silicon version arch/arm/include/asm/arch-mx31/imx-regs.h | 6 +++--- 1 files changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm/include/asm/arch-mx31/imx-regs.h b/arch/arm/include/asm/arch-mx31/imx-regs.h index 0eeaf39..74444f2 100644 --- a/arch/arm/include/asm/arch-mx31/imx-regs.h +++ b/arch/arm/include/asm/arch-mx31/imx-regs.h @@ -21,8 +21,8 @@ * MA 02111-1307 USA */ -#ifndef __ASM_ARCH_MX31_REGS_H -#define __ASM_ARCH_MX31_REGS_H +#ifndef __ASM_ARCH_MX31_IMX_REGS_H +#define __ASM_ARCH_MX31_IMX_REGS_H #if !(defined(__KERNEL_STRICT_NAMES) || defined(__ASSEMBLY__)) #include <asm/types.h> @@ -774,4 +774,4 @@ enum iomux_pins { #define MXC_EHCI_IPPUE_DOWN (1 << 8) #define MXC_EHCI_IPPUE_UP (1 << 9) -#endif /* __ASM_ARCH_MX31_REGS_H */ +#endif /* __ASM_ARCH_MX31_IMX_REGS_H */ -- 1.6.0.4

3 4

[U-Boot] [PATCH] S5PC2XX: GPIO Macro Values Corrected.
by Chander Kashyap 18 Apr '11

18 Apr '11

Macro values for Pull Up and Driver Strength were wrong. Signed-off-by: Chander Kashyap <chander.kashyap(a)linaro.org> --- arch/arm/include/asm/arch-s5pc2xx/gpio.h | 6 +++--- 1 files changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm/include/asm/arch-s5pc2xx/gpio.h b/arch/arm/include/asm/arch-s5pc2xx/gpio.h index 05e5b3e..7bfa8e8 100644 --- a/arch/arm/include/asm/arch-s5pc2xx/gpio.h +++ b/arch/arm/include/asm/arch-s5pc2xx/gpio.h @@ -99,12 +99,12 @@ void gpio_set_rate(struct s5p_gpio_bank *bank, int gpio, int mode); /* Pull mode */ #define GPIO_PULL_NONE 0x0 #define GPIO_PULL_DOWN 0x1 -#define GPIO_PULL_UP 0x2 +#define GPIO_PULL_UP 0x3 /* Drive Strength level */ #define GPIO_DRV_1X 0x0 -#define GPIO_DRV_2X 0x1 -#define GPIO_DRV_3X 0x2 +#define GPIO_DRV_2X 0x2 +#define GPIO_DRV_3X 0x1 #define GPIO_DRV_4X 0x3 #define GPIO_DRV_FAST 0x0 #define GPIO_DRV_SLOW 0x1 -- 1.7.1

2 4

[U-Boot] [PATCH V4 1/2] MX5: factor out boot cause funciton to common code
by Jason Liu 18 Apr '11

18 Apr '11

From: Liu Hui-R64343 <r64343(a)freescale.com> factor out boot cause funciton to common code to avoid the duplicate code in each board support package Signed-off-by: Jason Liu <r64343(a)freescale.com> --- changes since v3: - add full boot reset cause --- arch/arm/cpu/armv7/mx5/soc.c | 27 +++++++++++++++++++++++++++ arch/arm/include/asm/arch-mx5/sys_proto.h | 1 + 2 files changed, 28 insertions(+), 0 deletions(-) diff --git a/arch/arm/cpu/armv7/mx5/soc.c b/arch/arm/cpu/armv7/mx5/soc.c index 09500b3..975864d 100644 --- a/arch/arm/cpu/armv7/mx5/soc.c +++ b/arch/arm/cpu/armv7/mx5/soc.c @@ -77,6 +77,33 @@ u32 get_cpu_rev(void) return system_rev; } +char *get_reset_cause(void) +{ + u32 cause; + struct src *src_regs = (struct src *)SRC_BASE_ADDR; + + cause = readl(&src_regs->srsr); + writel(cause, &src_regs->srsr); + + switch (cause) { + case 0x00001: + return "POR"; + case 0x00004: + return "CSU"; + case 0x00008: + return "IPP USER"; + case 0x00010: + return "WDOG"; + case 0x00020: + return "JTAG HIGH-Z"; + case 0x00040: + return "JTAG SW"; + case 0x10000: + return "WARM BOOT"; + default: + return "unknown reset"; + } +} #if defined(CONFIG_DISPLAY_CPUINFO) int print_cpuinfo(void) diff --git a/arch/arm/include/asm/arch-mx5/sys_proto.h b/arch/arm/include/asm/arch-mx5/sys_proto.h index f687503..00c2c5d 100644 --- a/arch/arm/include/asm/arch-mx5/sys_proto.h +++ b/arch/arm/include/asm/arch-mx5/sys_proto.h @@ -27,5 +27,6 @@ u32 get_cpu_rev(void); #define is_soc_rev(rev) ((get_cpu_rev() & 0xFF) - rev) void sdelay(unsigned long); +char *get_reset_cause(void); #endif -- 1.7.1

2 3

[U-Boot] [PATCH] S5PC2XX: GPIO Macro Values Corrected.
by Chander Kashyap 18 Apr '11

18 Apr '11

Macro values for Pull Up and Driver Strength were wrong. Signed-off-by: Chander Kashyap <chander.kashyap(a)linaro.org> --- arch/arm/include/asm/arch-s5pc2xx/gpio.h | 7 +++---- 1 files changed, 3 insertions(+), 4 deletions(-) diff --git a/arch/arm/include/asm/arch-s5pc2xx/gpio.h b/arch/arm/include/asm/arch-s5pc2xx/gpio.h index 05e5b3e..38303e4 100644 --- a/arch/arm/include/asm/arch-s5pc2xx/gpio.h +++ b/arch/arm/include/asm/arch-s5pc2xx/gpio.h @@ -99,14 +99,13 @@ void gpio_set_rate(struct s5p_gpio_bank *bank, int gpio, int mode); /* Pull mode */ #define GPIO_PULL_NONE 0x0 #define GPIO_PULL_DOWN 0x1 -#define GPIO_PULL_UP 0x2 +#define GPIO_PULL_UP 0x3 /* Drive Strength level */ #define GPIO_DRV_1X 0x0 -#define GPIO_DRV_2X 0x1 -#define GPIO_DRV_3X 0x2 +#define GPIO_DRV_3X 0x1 +#define GPIO_DRV_2X 0x2 #define GPIO_DRV_4X 0x3 #define GPIO_DRV_FAST 0x0 #define GPIO_DRV_SLOW 0x1 - #endif -- 1.7.1

2 1

[U-Boot] [PATCH 0/4] generic mmc_spi driver
by Thomas Chou 18 Apr '11

18 Apr '11

This is the v9 update of the mmc_spi driver. Please enable DEBUG on the top of mmc_spi.c and help me perform the tests. A new spi_set_speed() is added to meet the 400KHz clock requirement during mmc card initialization. An example update to bfin_spi is included. The altera_spi core does not support speed change, so I am going to post a new opencore ip for this. The driver now claims and releases the spi bus for each mmc command, as Mike suggested. Thomas Chou (4): lib: add crc7 from Linux spi: add spi_set_speed func bfin_spi: add spi_set_speed mmc: add generic mmc spi driver common/Makefile | 1 + common/cmd_mmc_spi.c | 88 +++++++++++++++ drivers/mmc/Makefile | 1 + drivers/mmc/mmc.c | 93 +++++++++++++---- drivers/mmc/mmc_spi.c | 278 ++++++++++++++++++++++++++++++++++++++++++++++++ drivers/spi/Makefile | 1 + drivers/spi/bfin_spi.c | 32 ++++--- drivers/spi/spi.c | 9 ++ include/linux/crc7.h | 14 +++ include/mmc.h | 5 + include/spi.h | 8 ++ lib/Makefile | 1 + lib/crc7.c | 62 +++++++++++ 13 files changed, 560 insertions(+), 33 deletions(-) create mode 100644 common/cmd_mmc_spi.c create mode 100644 drivers/mmc/mmc_spi.c create mode 100644 drivers/spi/spi.c create mode 100644 include/linux/crc7.h create mode 100644 lib/crc7.c -- 1.7.3.4

5 21

[U-Boot] [PATCH] S5PC2XX: GPIO Macro Values Corrected.
by Chander Kashyap 18 Apr '11

18 Apr '11

Macro values for Pull Up and Driver Strength were wrong. Signed-off-by: Chander Kashyap <chander.kashyap(a)linaro.org> --- arch/arm/include/asm/arch-s5pc2xx/gpio.h | 8 +++----- 1 files changed, 3 insertions(+), 5 deletions(-) diff --git a/arch/arm/include/asm/arch-s5pc2xx/gpio.h b/arch/arm/include/asm/arch-s5pc2xx/gpio.h index 05e5b3e..e49edd4 100644 --- a/arch/arm/include/asm/arch-s5pc2xx/gpio.h +++ b/arch/arm/include/asm/arch-s5pc2xx/gpio.h @@ -99,14 +99,12 @@ void gpio_set_rate(struct s5p_gpio_bank *bank, int gpio, int mode); /* Pull mode */ #define GPIO_PULL_NONE 0x0 #define GPIO_PULL_DOWN 0x1 -#define GPIO_PULL_UP 0x2 +#define GPIO_PULL_UP 0x3 /* Drive Strength level */ #define GPIO_DRV_1X 0x0 -#define GPIO_DRV_2X 0x1 -#define GPIO_DRV_3X 0x2 +#define GPIO_DRV_3X 0x1 +#define GPIO_DRV_2X 0x2 #define GPIO_DRV_4X 0x3 -#define GPIO_DRV_FAST 0x0 -#define GPIO_DRV_SLOW 0x1 #endif -- 1.7.1

1 1

[U-Boot] PAYMENT SENT!!
by WESTERN UNION MONEY OFFICE 18 Apr '11

18 Apr '11

I write to inform you that we have transferred USD$100,000 dollars. I would have called to give you the MTCN on phone but I have lost your call number. I decided to email you the MTCN and sender name so that you can pick start cashing your money in USD5000.00 daily instalment with the same MTCN and sender's name which will be valid for 20 days until you cash the full $100,000.00usd as it automatically activates for use for 20 days after the first reactivation. The money is available for pick up which was deposited for transfer to you by one MR Bernard Harry from BLACKBERRY MOBILE LOTTERY. The money is available for pick up by receiver(you) but when you track it, it will display PICKED UP due to the fact that it has been deactivated from our head office for security reason because it has stayed too long in the air as we have been trying to reach you on the phone for some days now but it was not reachable, so it was blocked. therefore you can not cash it out in any western union office due to its restriction from our head office,which was a security measure because the money has been in the air for three days now and maybe in danger, hence the mtcn has to be reactivated to enable you cash out the money in any western union office in your area, the reactivation of the MTCN will cost you a token of $85,once this is paid, our head office will release the fund on hold to enable you cash it.To be sure of this please log on to www.westernunion.com and click on track to and enter the sender's info and mtcn below. Sender's Fist name: Perry Sender's Last Name: Poston MTCN: 0341153617 Question: Who Is Great Answer: God Amount: $5000.00USD Total Amount To be cashed:$100,000usd With due respect please get back to me urgently after tracking the money online so i can instruct you on how to send the $85 to us for the reactivation of the MTCN. Thanks Best Regards Mr.Phoenix Mcferrin. western union Office, NIGERIA OFFICE. Western Union® Money Transfer Email: western_unionheadoffic11(a)w.cn Tel: +2348025046348

1 0

[U-Boot] is any bug in cp?
by hacklu.uboot 18 Apr '11

18 Apr '11

hi,in my uboot. there is some bugs when I cp to flash like this: cp.b addr1 addr2 0x100 when the two addr in the same bank of a flash. it go wrongs finally the date of addr2 is 0x8080808080... cp to another bank of flash is work correctly. cp from mem to flash or from flash to mem also correctly. how is this£¿

3 6

[U-Boot] [RFC] Centralise documentation of CONFIG_ options (and finding unused ones)
by Graeme Russ 17 Apr '11

17 Apr '11

Hi All, As a bit of a lark, I ran the following shell command: grep -r -h -o -G "#define CONFIG.*" * | \ sed 's/#define[ \t]*//' | \ sed 's/^$[A-Za-z0-9_]*$.*/\1/' | \ sort -u > README.configuration.options I then ran the result through the following script into README.configuration.options.counted #!/bin/bash INPUT=doc/README.configuration.options #!/bin/bash INPUT=doc/README.configuration.options for i in `cat $INPUT` do grep -rcs --exclude-dir=doc '\<'${i}'\>' * | \ cut -d : -f 2 | \ awk '{sum+=$1} END {printf("%d\t%s\n", sum, f);}' f=$i done The result? 5539 lines of pure configuration option goodness :) Here's a little snippet: 6 CONFIG_100MHz 8 CONFIG_133MHZ_DRAM 7 CONFIG_300MHz 13 CONFIG_405 24 CONFIG_405CR 88 CONFIG_405EP 81 CONFIG_405EX >From this it is easy to find unused options (CONFIG_ARIA is found only as a #define in include/configs/aria.h for example) So my RFC is twofold: 1) Should we start to systematically remove unused options 2) Should we centralise all options in a single README (or two, one for standard CONFIG options and one for CONFIG_SYS options)? Regards, Graeme

4 6