April 2023 - U-Boot

[PATCH v2 0/2] video: sunxi: dw-hdmi: complement partial OF conversion
by Andre Przywara 08 Apr '23

08 Apr '23

Out of the initial "video: sunxi: dw-hdmi: Partial OF conversion" series the last two patches have not been merged that, because I had some comments about the proper split between of_to_plat() and probe(). Those two patches are those remaining ones, but with the reset/clocks and power supply setup split between of_to_plat() and probe(). Please have a look! Thanks, Andre Changelog v1 ... v2: - drop first three patches: already merged - do DT property reads in of_to_plat(), enable in probe() Samuel Holland (2): video: sunxi: dw-hdmi: Use DM for clock gates and resets video: sunxi: dw-hdmi: Use DM for HVCC regulator drivers/video/sunxi/sunxi_dw_hdmi.c | 36 ++++++++++++++++++++++++----- 1 file changed, 30 insertions(+), 6 deletions(-) -- 2.35.7

2 4

[PATCH] sandbox: video: Fix building without SDL
by Simon Glass 07 Apr '23

07 Apr '23

This is currently broken. If SDL is not installed, SANDBOX_SDL becomes false and build errors are generated, e.g.: test/dm/video.c:424: undefined reference to `sandbox_sdl_set_bpp' Fix it by making the function return an error in this case. Signed-off-by: Simon Glass <sjg(a)chromium.org> --- arch/sandbox/include/asm/test.h | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/sandbox/include/asm/test.h b/arch/sandbox/include/asm/test.h index 4853dc948f3..e482271fe97 100644 --- a/arch/sandbox/include/asm/test.h +++ b/arch/sandbox/include/asm/test.h @@ -300,6 +300,7 @@ void sandbox_cros_ec_set_test_flags(struct udevice *dev, uint flags); */ int sandbox_cros_ec_get_pwm_duty(struct udevice *dev, uint index, uint *duty); +#if IS_ENABLED(CONFIG_SANDBOX_SDL) /** * sandbox_sdl_set_bpp() - Set the depth of the sandbox display * @@ -315,6 +316,13 @@ int sandbox_cros_ec_get_pwm_duty(struct udevice *dev, uint index, uint *duty); * after the change */ int sandbox_sdl_set_bpp(struct udevice *dev, enum video_log2_bpp l2bpp); +#else +static inline int sandbox_sdl_set_bpp(struct udevice *dev, + enum video_log2_bpp l2bpp) +{ + return -ENOSYS; +} +#endif /** * sandbox_set_fake_efi_mgr_dev() - Control EFI bootmgr producing valid bootflow -- 2.39.2.637.g21b0678d19-goog

2 1

[PATCH v5 1/8] bootstd: Tweak bootflow logic for device tree
by Simon Glass 07 Apr '23

07 Apr '23

We should only store the FDT filename if we were unable to determine one. Adjust the logic for this. This corrects the case where no FDT is needed to boot, such as with EFI using ACPI. Signed-off-by: Simon Glass <sjg(a)chromium.org> --- Changes in v5: - Add new patch to tweak bootflow logic for device tree boot/bootmeth_efi.c | 22 +++++++++++----------- 1 file changed, 11 insertions(+), 11 deletions(-) diff --git a/boot/bootmeth_efi.c b/boot/bootmeth_efi.c index 6a97ac02ff5c..d7e042cf01ee 100644 --- a/boot/bootmeth_efi.c +++ b/boot/bootmeth_efi.c @@ -235,21 +235,21 @@ static int distro_efi_read_bootflow_file(struct udevice *dev, /* try the various available names */ ret = -ENOENT; - for (seq = 0; ret; seq++) { + *fname = '\0'; + for (seq = 0; ret == -ENOENT; seq++) { ret = distro_efi_get_fdt_name(fname, sizeof(fname), seq); - if (ret == -EALREADY) { + if (ret == -EALREADY) bflow->flags = BOOTFLOWF_USE_PRIOR_FDT; - break; - } - if (ret) - return log_msg_ret("nam", ret); - ret = bootmeth_common_read_file(dev, bflow, fname, fdt_addr, - &size); + if (!ret) + ret = bootmeth_common_read_file(dev, bflow, fname, + fdt_addr, &size); } - bflow->fdt_fname = strdup(fname); - if (!bflow->fdt_fname) - return log_msg_ret("fil", -ENOMEM); + if (*fname) { + bflow->fdt_fname = strdup(fname); + if (!bflow->fdt_fname) + return log_msg_ret("fil", -ENOMEM); + } if (!ret) { bflow->fdt_size = size; -- 2.40.0.348.gf938b09366-goog

5 26

[PATCH 01/11] dt-bindings: power: Add R8A779F0 S4 SYSC power domain definitions
by Marek Vasut 07 Apr '23

07 Apr '23

From: Tho Vu <tho.vu.wh(a)renesas.com> Add power domain indices for R-Car S4 (R8A779F0) from Linux next commit 058f4df42121 ("Add linux-next specific files for 20230228") Reviewed-by: Marek Vasut <marek.vasut+renesas(a)mailbox.org> Signed-off-by: Tho Vu <tho.vu.wh(a)renesas.com> Signed-off-by: Hai Pham <hai.pham.ud(a)renesas.com> Signed-off-by: Marek Vasut <marek.vasut+renesas(a)mailbox.org> [Marek: Update to linux next 20230228 state] --- include/dt-bindings/power/r8a779f0-sysc.h | 30 +++++++++++++++++++++++ 1 file changed, 30 insertions(+) create mode 100644 include/dt-bindings/power/r8a779f0-sysc.h diff --git a/include/dt-bindings/power/r8a779f0-sysc.h b/include/dt-bindings/power/r8a779f0-sysc.h new file mode 100644 index 00000000000..0ec8ad727ed --- /dev/null +++ b/include/dt-bindings/power/r8a779f0-sysc.h @@ -0,0 +1,30 @@ +/* SPDX-License-Identifier: (GPL-2.0 or MIT) */ +/* + * Copyright (C) 2021 Renesas Electronics Corp. + */ +#ifndef __DT_BINDINGS_POWER_R8A779F0_SYSC_H__ +#define __DT_BINDINGS_POWER_R8A779F0_SYSC_H__ + +/* + * These power domain indices match the Power Domain Register Numbers (PDR) + */ + +#define R8A779F0_PD_A1E0D0C0 0 +#define R8A779F0_PD_A1E0D0C1 1 +#define R8A779F0_PD_A1E0D1C0 2 +#define R8A779F0_PD_A1E0D1C1 3 +#define R8A779F0_PD_A1E1D0C0 4 +#define R8A779F0_PD_A1E1D0C1 5 +#define R8A779F0_PD_A1E1D1C0 6 +#define R8A779F0_PD_A1E1D1C1 7 +#define R8A779F0_PD_A2E0D0 16 +#define R8A779F0_PD_A2E0D1 17 +#define R8A779F0_PD_A2E1D0 18 +#define R8A779F0_PD_A2E1D1 19 +#define R8A779F0_PD_A3E0 20 +#define R8A779F0_PD_A3E1 21 + +/* Always-on power area */ +#define R8A779F0_PD_ALWAYS_ON 64 + +#endif /* __DT_BINDINGS_POWER_R8A779A0_SYSC_H__*/ -- 2.39.2

2 11

[PATCH 1/9] dt-bindings: power: Add R8A779G0 V4H SYSC power domain definitions
by Marek Vasut 07 Apr '23

07 Apr '23

From: Tho Vu <tho.vu.wh(a)renesas.com> Add power domain indices for R-Car V4H (R8A779G0) from Linux next commit 058f4df42121 ("Add linux-next specific files for 20230228") Reviewed-by: Marek Vasut <marek.vasut+renesas(a)mailbox.org> Signed-off-by: Tho Vu <tho.vu.wh(a)renesas.com> Signed-off-by: Hai Pham <hai.pham.ud(a)renesas.com> Signed-off-by: Marek Vasut <marek.vasut+renesas(a)mailbox.org> [Marek: Update to linux next 20230228 state] --- include/dt-bindings/power/r8a779g0-sysc.h | 46 +++++++++++++++++++++++ 1 file changed, 46 insertions(+) create mode 100644 include/dt-bindings/power/r8a779g0-sysc.h diff --git a/include/dt-bindings/power/r8a779g0-sysc.h b/include/dt-bindings/power/r8a779g0-sysc.h new file mode 100644 index 00000000000..c7b139fb075 --- /dev/null +++ b/include/dt-bindings/power/r8a779g0-sysc.h @@ -0,0 +1,46 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (C) 2022 Renesas Electronics Corp. + */ +#ifndef __DT_BINDINGS_POWER_R8A779G0_SYSC_H__ +#define __DT_BINDINGS_POWER_R8A779G0_SYSC_H__ + +/* + * These power domain indices match the Power Domain Register Numbers (PDR) + */ + +#define R8A779G0_PD_A1E0D0C0 0 +#define R8A779G0_PD_A1E0D0C1 1 +#define R8A779G0_PD_A1E0D1C0 2 +#define R8A779G0_PD_A1E0D1C1 3 +#define R8A779G0_PD_A2E0D0 16 +#define R8A779G0_PD_A2E0D1 17 +#define R8A779G0_PD_A3E0 20 +#define R8A779G0_PD_A33DGA 24 +#define R8A779G0_PD_A23DGB 25 +#define R8A779G0_PD_A1DSP0 33 +#define R8A779G0_PD_A2IMP01 34 +#define R8A779G0_PD_A2PSC 35 +#define R8A779G0_PD_A2CV0 36 +#define R8A779G0_PD_A2CV1 37 +#define R8A779G0_PD_A1CNN0 41 +#define R8A779G0_PD_A2CN0 42 +#define R8A779G0_PD_A3IR 43 +#define R8A779G0_PD_A1DSP1 45 +#define R8A779G0_PD_A2IMP23 46 +#define R8A779G0_PD_A2DMA 47 +#define R8A779G0_PD_A2CV2 48 +#define R8A779G0_PD_A2CV3 49 +#define R8A779G0_PD_A1DSP2 53 +#define R8A779G0_PD_A1DSP3 54 +#define R8A779G0_PD_A3VIP0 56 +#define R8A779G0_PD_A3VIP1 57 +#define R8A779G0_PD_A3VIP2 58 +#define R8A779G0_PD_A3ISP0 60 +#define R8A779G0_PD_A3ISP1 61 +#define R8A779G0_PD_A3DUL 62 + +/* Always-on power area */ +#define R8A779G0_PD_ALWAYS_ON 64 + +#endif /* __DT_BINDINGS_POWER_R8A779G0_SYSC_H__*/ -- 2.39.2

2 9

[PATCH 1/1] doc: describe our documentation style
by Heinrich Schuchardt 07 Apr '23

07 Apr '23

Provide a reference document for the U-Boot documentation style. Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt(a)canonical.com> --- doc/develop/docstyle.rst | 29 +++++++++++++++++++++++++++++ doc/develop/index.rst | 1 + 2 files changed, 30 insertions(+) create mode 100644 doc/develop/docstyle.rst diff --git a/doc/develop/docstyle.rst b/doc/develop/docstyle.rst new file mode 100644 index 0000000000..e64b669b8a --- /dev/null +++ b/doc/develop/docstyle.rst @@ -0,0 +1,29 @@ +.. SPDX-License-Identifier: GPL-2.0+: + +Documentation Style +=================== + +Documentation is crucial for the U-Boot project. It has to encompass the needs +of different reader groups from first time users to developers and maintainers. +This requires different types of documentation like tutorials, how-to-guides, +explanatory texts, and reference. + +We want to be able to generate documentation in different target formats. We +therefore use `Sphinx <https://www.sphinx-doc.org>`_ for the generation of +documents from reStructured text. + +We apply the following rules: + +* Documentation files are located in *doc/* or its sub-directories. +* Each documentation file is added to an index page to allow navigation + to the document. +* For documentation we use reStructured text conforming to the requirements + of `Sphinx <https://www.sphinx-doc.org>`_. +* For documentation within code we follow the Linux kernel guide + `Writing kernel-doc comments <https://docs.kernel.org/doc-guide/kernel-doc.html>`_. +* We try to stick to 80 columns per line in documents. +* For tables we prefer simple tables over grid tables. We avoid list tables + as they make the reStructured text documents hard to read. +* Before submitting documentation patches we build the HTML documentation and + fix all warnings. The build process is described in + :doc:`/build/documentation`. diff --git a/doc/develop/index.rst b/doc/develop/index.rst index a52ad630d0..ddbf8dad4a 100644 --- a/doc/develop/index.rst +++ b/doc/develop/index.rst @@ -11,6 +11,7 @@ General codingstyle designprinciples + docstyle patman process release_cycle -- 2.39.2

3 2

[PATCH 1/1] doc: mention usage of .readthedocs.yml
by Heinrich Schuchardt 07 Apr '23

07 Apr '23

Mention that HTML pages are published at https://u-boot.readthedocs.io/ and that the file .readthedocs.yml controls the build process. Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt(a)canonical.com> --- doc/build/documentation.rst | 3 +++ 1 file changed, 3 insertions(+) diff --git a/doc/build/documentation.rst b/doc/build/documentation.rst index 896264dd7c..011cd34a57 100644 --- a/doc/build/documentation.rst +++ b/doc/build/documentation.rst @@ -26,6 +26,9 @@ The *htmldocs* target is used to build the HTML documentation. It uses the # Display the documentation in a graphical web browser x-www-browser doc/output/index.html +The HTML documentation is published at https://u-boot.readthedocs.io. The build +process for that site is controlled by the file *.readthedocs.yml*. + Infodoc documentation --------------------- -- 2.39.2

2 1

[PATCH] rockchip: rk3328: Add support for FriendlyARM NanoPi R2C
by Tianling Shen 07 Apr '23

07 Apr '23

The NanoPi R2C is a minor variant of NanoPi R2S with the on-board NIC chip changed from rtl8211e to yt8521s, and otherwise identical to R2S. The device tree is taken from the kernel linux-next branch: https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/… Signed-off-by: Tianling Shen <cnsztl(a)gmail.com> --- arch/arm/dts/Makefile | 1 + arch/arm/dts/rk3328-nanopi-r2c-u-boot.dtsi | 3 ++ arch/arm/dts/rk3328-nanopi-r2c.dts | 40 ++++++++++++++++++++++ board/rockchip/evb_rk3328/MAINTAINERS | 6 ++++ 4 files changed, 50 insertions(+) create mode 100644 arch/arm/dts/rk3328-nanopi-r2c-u-boot.dtsi create mode 100644 arch/arm/dts/rk3328-nanopi-r2c.dts diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 0a9b1f7749..9876012826 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -123,6 +123,7 @@ dtb-$(CONFIG_ROCKCHIP_RK3308) += \ dtb-$(CONFIG_ROCKCHIP_RK3328) += \ rk3328-evb.dtb \ + rk3328-nanopi-r2c.dtb \ rk3328-nanopi-r2s.dtb \ rk3328-roc-cc.dtb \ rk3328-rock64.dtb \ diff --git a/arch/arm/dts/rk3328-nanopi-r2c-u-boot.dtsi b/arch/arm/dts/rk3328-nanopi-r2c-u-boot.dtsi new file mode 100644 index 0000000000..2ab32cf00a --- /dev/null +++ b/arch/arm/dts/rk3328-nanopi-r2c-u-boot.dtsi @@ -0,0 +1,3 @@ +// SPDX-License-Identifier: GPL-2.0-or-later + +#include "rk3328-nanopi-r2s-u-boot.dtsi" diff --git a/arch/arm/dts/rk3328-nanopi-r2c.dts b/arch/arm/dts/rk3328-nanopi-r2c.dts new file mode 100644 index 0000000000..a07a26b944 --- /dev/null +++ b/arch/arm/dts/rk3328-nanopi-r2c.dts @@ -0,0 +1,40 @@ +// SPDX-License-Identifier: GPL-2.0-or-later OR MIT +/* + * Copyright (c) 2021 FriendlyElec Computer Tech. Co., Ltd. + * (http://www.friendlyarm.com) + * + * Copyright (c) 2021-2023 Tianling Shen <cnsztl(a)gmail.com> + */ + +/dts-v1/; +#include "rk3328-nanopi-r2s.dts" + +/ { + model = "FriendlyElec NanoPi R2C"; + compatible = "friendlyarm,nanopi-r2c", "rockchip,rk3328"; +}; + +&gmac2io { + phy-handle = <&yt8521s>; + tx_delay = <0x22>; + rx_delay = <0x12>; + + mdio { + /delete-node/ ethernet-phy@1; + + yt8521s: ethernet-phy@3 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <3>; + + motorcomm,clk-out-frequency-hz = <125000000>; + motorcomm,keep-pll-enabled; + motorcomm,auto-sleep-disabled; + + pinctrl-0 = <&eth_phy_reset_pin>; + pinctrl-names = "default"; + reset-assert-us = <10000>; + reset-deassert-us = <50000>; + reset-gpios = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>; + }; + }; +}; diff --git a/board/rockchip/evb_rk3328/MAINTAINERS b/board/rockchip/evb_rk3328/MAINTAINERS index 14fda46e8f..3c46613ab5 100644 --- a/board/rockchip/evb_rk3328/MAINTAINERS +++ b/board/rockchip/evb_rk3328/MAINTAINERS @@ -5,6 +5,12 @@ F: board/rockchip/evb_rk3328 F: include/configs/evb_rk3328.h F: configs/evb-rk3328_defconfig +NANOPI-R2C-RK3328 +M: Tianling Shen <cnsztl(a)gmail.com> +S: Maintained +F: configs/nanopi-r2c-rk3328_defconfig +F: arch/arm/dts/rk3328-nanopi-r2c-u-boot.dtsi + NANOPI-R2S-RK3328 M: David Bauer <mail(a)david-bauer.net> S: Maintained -- 2.40.0

1 0

[PULL] u-boot-sh/master
by Marek Vasut 07 Apr '23

07 Apr '23

The following changes since commit b0b77fdf3d7d2c1a5e48c3971a677f14e372c164: Merge tag 'fsl-qoriq-2023-4-6' of https://source.denx.de/u-boot/custodians/u-boot-fsl-qoriq (2023-04-05 22:19:57 -0400) are available in the Git repository at: https://source.denx.de/u-boot/custodians/u-boot-sh.git master_net/phy/prep-cleanup for you to fetch changes up to b0177a24d48e4ce13bfd7fce0d9c17dc0996f9a5: phy: Add .set_mode and .set_speed callbacks (2023-04-07 14:23:26 +0200) ---------------------------------------------------------------- Marek Vasut (52): net: phy: aquantia: Staticize PHY driver entries net: phy: ca_phy: Staticize PHY driver entries net: phy: cortina: Staticize PHY driver entries net: phy: teranetics: Staticize PHY driver entries net: phy: Factor manual relocation into separate function net: phy: Iterate over both registered PHYs and struct phy_driver linker list net: phy: adin: Convert to U_BOOT_PHY_DRIVER() net: phy: aquantia: Convert to U_BOOT_PHY_DRIVER() net: phy: atheros: Convert to U_BOOT_PHY_DRIVER() net: phy: b53: Convert to U_BOOT_PHY_DRIVER() net: phy: broadcom: Convert to U_BOOT_PHY_DRIVER() net: phy: ca_phy: Convert to U_BOOT_PHY_DRIVER() net: phy: cortina: Convert to U_BOOT_PHY_DRIVER() net: phy: davicom: Convert to U_BOOT_PHY_DRIVER() net: phy: mv88e61xx: Convert to U_BOOT_PHY_DRIVER() net: phy: et1011c: Convert to U_BOOT_PHY_DRIVER() net: phy: lxt: Convert to U_BOOT_PHY_DRIVER() net: phy: marvell: Convert to U_BOOT_PHY_DRIVER() net: phy: ksz8xxx: Convert to U_BOOT_PHY_DRIVER() net: phy: ksz90x1: Convert to U_BOOT_PHY_DRIVER() net: phy: meson-gxl: Convert to U_BOOT_PHY_DRIVER() net: phy: natsemi: Convert to U_BOOT_PHY_DRIVER() net: phy: nxp-c45-tja11xx: Convert to U_BOOT_PHY_DRIVER() net: phy: nxp-tja11xx: Convert to U_BOOT_PHY_DRIVER() net: phy: realtek: Convert to U_BOOT_PHY_DRIVER() net: phy: smsc: Convert to U_BOOT_PHY_DRIVER() net: phy: teranetics: Convert to U_BOOT_PHY_DRIVER() net: phy: ti: Convert to U_BOOT_PHY_DRIVER() net: phy: vitesse: Convert to U_BOOT_PHY_DRIVER() net: phy: xilinx: Convert to U_BOOT_PHY_DRIVER() net: phy: intel-xway: Convert to U_BOOT_PHY_DRIVER() net: phy: mscc: Convert to U_BOOT_PHY_DRIVER() net: phy: fixed: Convert to U_BOOT_PHY_DRIVER() net: phy: ncsi: Convert to U_BOOT_PHY_DRIVER() net: phy: xilinx-gmii2rgmii: Convert to U_BOOT_PHY_DRIVER() net: phy: genphy: Convert to U_BOOT_PHY_DRIVER() net: phy: gen10g: Convert to U_BOOT_PHY_DRIVER() net: phy: Drop static phy_drivers list net: phy: Drop unused phy_register() net: phy: Re-inline phy_drv_reloc() net: phy: Only call phy_init() on systems needing manual relocation net: mvpp2: Drop PHY_INTERFACE_MODE_SGMII_2500 support net: mvpp2: Replace PHY_INTERFACE_MODE_SFI with 5GBASER/10GBASER/XAUI net: phy: Synchronize PHY interface modes with Linux net: phy: marvell: Import and use marvell_phy.h from Linux net: phy: Add phy_modify_mmd() and phy_modify_mmd_changed() from Linux net: phy: Add phy_read_mmd_poll_timeout() from Linux net: phy: Add MDIO PCS 2.5G and 5G speed macros from Linux net: phy: marvell10g: Adapt Marvell 10G PHY driver from Linux phy: Add empty generic_phy_configure() implementation for PHY disabled case phy: Fix kerneldoc alignment phy: Add .set_mode and .set_speed callbacks drivers/net/mvpp2.c | 61 +--- drivers/net/phy/Kconfig | 5 + drivers/net/phy/Makefile | 3 +- drivers/net/phy/adin.c | 9 +- drivers/net/phy/aquantia.c | 33 +- drivers/net/phy/atheros.c | 15 +- drivers/net/phy/b53.c | 9 +- drivers/net/phy/broadcom.c | 18 +- drivers/net/phy/ca_phy.c | 11 +- drivers/net/phy/cortina.c | 11 +- drivers/net/phy/davicom.c | 9 +- drivers/net/phy/dp83867.c | 8 +- drivers/net/phy/dp83869.c | 8 +- drivers/net/phy/et1011c.c | 9 +- drivers/net/phy/fixed.c | 8 +- drivers/net/phy/generic_10g.c | 2 +- drivers/net/phy/intel_xway.c | 9 +- drivers/net/phy/lxt.c | 9 +- drivers/net/phy/marvell.c | 84 ++--- drivers/net/phy/marvell10g.c | 605 ++++++++++++++++++++++++++++++++++++ drivers/net/phy/meson-gxl.c | 9 +- drivers/net/phy/micrel_ksz8xxx.c | 29 +- drivers/net/phy/micrel_ksz90x1.c | 14 +- drivers/net/phy/mscc.c | 27 +- drivers/net/phy/mv88e61xx.c | 15 +- drivers/net/phy/natsemi.c | 15 +- drivers/net/phy/ncsi.c | 8 +- drivers/net/phy/nxp-c45-tja11xx.c | 8 +- drivers/net/phy/nxp-tja11xx.c | 12 +- drivers/net/phy/phy.c | 230 ++++++-------- drivers/net/phy/realtek.c | 21 +- drivers/net/phy/smsc.c | 24 +- drivers/net/phy/teranetics.c | 9 +- drivers/net/phy/ti_phy_init.c | 38 +-- drivers/net/phy/vitesse.c | 45 +-- drivers/net/phy/xilinx_gmii2rgmii.c | 9 +- drivers/net/phy/xilinx_phy.c | 10 +- drivers/phy/phy-uclass.c | 22 ++ include/generic-phy.h | 190 +++++++---- include/linux/mdio.h | 18 ++ include/marvell_phy.h | 47 +++ include/phy.h | 77 ++--- include/phy_interface.h | 66 +++- net/eth_common.c | 2 +- 44 files changed, 1149 insertions(+), 722 deletions(-) create mode 100644 drivers/net/phy/marvell10g.c create mode 100644 include/marvell_phy.h

3 2

[PATCH] mmc: fsl_esdhc: Fix enablement of UHS mode
by Fabio Estevam 07 Apr '23

07 Apr '23

From: Fabio Estevam <festevam(a)denx.de> Since commit 1a7904fdfa7d ("mmc: fsl_esdhc_imx: Use esdhc_soc_data flags to set host caps") the following SD card error is observed on an imx7d-sdb board: U-Boot 2023.04-00652-g487e42f7bc5e (Apr 05 2023 - 22:14:21 -0300) CPU: Freescale i.MX7D rev1.0 1000 MHz (running at 792 MHz) CPU: Commercial temperature grade (0C to 95C) at 35C Reset cause: POR Model: Freescale i.MX7 SabreSD Board Board: i.MX7D SABRESD in non-secure mode DRAM: 1 GiB Core: 100 devices, 19 uclasses, devicetree: separate PMIC: PFUZE3000 DEV_ID=0x30 REV_ID=0x10 MMC: FSL_SDHC: 0, FSL_SDHC: 1, FSL_SDHC: 2 Loading Environment from MMC... Card did not respond to voltage select! : -110 *** Warning - No block device, using default environment Fix the problem by only asserting the UHS_CAPS when supports_uhs() is true instead of doing it unconditionally, only based on the defconfig option. Signed-off-by: Fabio Estevam <festevam(a)denx.de> --- drivers/mmc/fsl_esdhc_imx.c | 6 +----- 1 file changed, 1 insertion(+), 5 deletions(-) diff --git a/drivers/mmc/fsl_esdhc_imx.c b/drivers/mmc/fsl_esdhc_imx.c index 66caf683f741..bfc94d2a5326 100644 --- a/drivers/mmc/fsl_esdhc_imx.c +++ b/drivers/mmc/fsl_esdhc_imx.c @@ -1258,11 +1258,7 @@ static int fsl_esdhc_init(struct fsl_esdhc_priv *priv, esdhc_write32(&regs->tuning_ctrl, val); } - /* - * UHS doesn't have explicit ESDHC flags, so if it's - * not supported, disable it in config. - */ - if (CONFIG_IS_ENABLED(MMC_UHS_SUPPORT)) + if (CONFIG_IS_ENABLED(MMC_UHS_SUPPORT) && supports_uhs(cfg->host_caps)) cfg->host_caps |= UHS_CAPS; if (CONFIG_IS_ENABLED(MMC_HS200_SUPPORT)) { -- 2.34.1

2 2