March 2014 - U-Boot

Re: [U-Boot] iMX6 IPU display interface definition
by Andreas Geisreiter 21 Mar '14

21 Mar '14

Hi Eric, Thanks for your help. In the header files which you mentioned I found the following: V-Sync: Active high or low = FB_SYNC_VERT_HIGH_ACT H-Sync: Active high or low = FB_SYNC_HOR_HIGH_ACT Output enable: Active high or low = FB_SYNC_OE_LOW_ACT Data lines: inverted or not = FB_SYNC_DATA_INVERT Pixel Clock: Data is driven on falling or rising edge But now I'm missing the define for switching pixel clock between rising and falling edge. Do you know how I can switch pixel clock activity? Best regards, Andreas

2 2

[U-Boot] [PATCH 00/11] ARM: tegra: pinmux driver cleanup
by Stephen Warren 21 Mar '14

21 Mar '14

From: Stephen Warren <swarren(a)nvidia.com> This series: a) Removes some unused cruft from the Tegra pinmux drivers. b) Creates a single implementation of the Tegra pinmux API thus removing a lot of duplicate code. c) Auto-generates the Tegra30/114/124 pinmux data from the same data source used to auto-generate the Linux kernel pinmux drivers. This ensures that the two SW stacks are consistent. The data source has also been validated against the TRM, and some issues in the existing U-Boot data tables are fixed due to this. (a) and (b) together remove over 1600 lines of code! So far, I haven't looked at the content of the per-board pinmux config tables in detail; I've just fixed issues in the drivers. I will be validating the board configurations next, and will send patches to fix any issues I find in those too. Stephen Warren (11): ARM: tegra: pinctrl: remove func_safe ARM: tegra: pinctrl: remove vddio ARM: tegra: pinctrl: make pmux_func values consistent on Tegra20 ARM: tegra: prototype pinmux_init() in board.h ARM: tegra: pinctrl: remove duplication ARM: tegra: reduce public pinmux API ARM: tegra: pinmux naming consistency fixes ARM: tegra: Tegra20 pinmux cleanup ARM: tegra: Tegra30 pinmux cleanup ARM: tegra: Tegra114 pinmux cleanup ARM: tegra: Tegra124 pinmux cleanup arch/arm/cpu/arm720t/tegra-common/spl.c | 4 +- arch/arm/cpu/arm720t/tegra114/cpu.c | 4 +- arch/arm/cpu/arm720t/tegra124/cpu.c | 4 +- arch/arm/cpu/tegra-common/Makefile | 6 +- arch/arm/cpu/tegra-common/pinmux-common.c | 509 +++++++++++ arch/arm/cpu/tegra114-common/funcmux.c | 32 +- arch/arm/cpu/tegra114-common/pinmux.c | 895 +++++-------------- arch/arm/cpu/tegra124-common/funcmux.c | 38 +- arch/arm/cpu/tegra124-common/pinmux.c | 898 +++++-------------- arch/arm/cpu/tegra20-common/funcmux.c | 185 ++-- arch/arm/cpu/tegra20-common/pinmux.c | 416 +++------ arch/arm/cpu/tegra20-common/warmboot.c | 5 +- arch/arm/cpu/tegra20-common/warmboot_avp.c | 4 +- arch/arm/cpu/tegra30-common/funcmux.c | 20 +- arch/arm/cpu/tegra30-common/pinmux.c | 948 ++++++-------------- arch/arm/include/asm/arch-tegra/board.h | 1 + arch/arm/include/asm/arch-tegra/pinmux.h | 185 ++++ arch/arm/include/asm/arch-tegra114/pinmux.h | 828 ++++++------------ arch/arm/include/asm/arch-tegra124/pinmux.h | 858 +++++++----------- arch/arm/include/asm/arch-tegra20/pinmux.h | 380 +++----- arch/arm/include/asm/arch-tegra30/pinmux.h | 955 ++++++++------------- .../common/pinmux-config-tamonten-ng.h | 492 +++++------ board/avionic-design/common/tamonten-ng.c | 12 +- board/avionic-design/common/tamonten.c | 4 +- board/compal/paz00/paz00.c | 22 +- board/compulab/trimslice/trimslice.c | 4 +- board/nvidia/cardhu/cardhu.c | 6 +- board/nvidia/cardhu/pinmux-config-cardhu.h | 498 +++++------ board/nvidia/common/board.c | 8 +- board/nvidia/dalmore/dalmore.c | 9 +- board/nvidia/dalmore/pinmux-config-dalmore.h | 388 ++++----- board/nvidia/harmony/harmony.c | 18 +- board/nvidia/seaboard/seaboard.c | 6 +- board/nvidia/venice2/pinmux-config-venice2.h | 360 ++++---- board/nvidia/venice2/venice2.c | 15 +- .../colibri_t20-common/colibri_t20-common.c | 8 +- board/toradex/colibri_t20_iris/colibri_t20_iris.c | 4 +- drivers/spi/tegra20_sflash.c | 6 +- drivers/video/tegra.c | 4 +- 39 files changed, 3694 insertions(+), 5345 deletions(-) create mode 100644 arch/arm/cpu/tegra-common/pinmux-common.c create mode 100644 arch/arm/include/asm/arch-tegra/pinmux.h -- 1.8.1.5

2 24

[U-Boot] [PATCH 1/3] TI: Add, use a DEFAULT_LINUX_BOOT_ENV environment string
by Tom Rini 20 Mar '14

20 Mar '14

To deal with a reoccurring problem properly we need to specify addresses for the Linux kernel, Flatted Device Tree and ramdisk that obey the constraints within the kernel's Documentation/arm/Booting file but also make sure that we relocate things within a valid address range. It is possible with these addresses to also set fdt_high and initrd_high to the value of 0xffffffff. We don't do this by default to allow for the most likely success of people using custom addresses however. Signed-off-by: Tom Rini <trini(a)ti.com> --- include/configs/am335x_evm.h | 5 +---- include/configs/am43xx_evm.h | 5 +---- include/configs/ti_armv7_common.h | 22 +++++++++++++++++++++- include/configs/ti_omap4_common.h | 4 +--- include/configs/ti_omap5_common.h | 5 +---- 5 files changed, 25 insertions(+), 16 deletions(-) diff --git a/include/configs/am335x_evm.h b/include/configs/am335x_evm.h index 2020e7f..6bd8aec 100644 --- a/include/configs/am335x_evm.h +++ b/include/configs/am335x_evm.h @@ -61,11 +61,8 @@ #ifndef CONFIG_SPL_BUILD #define CONFIG_EXTRA_ENV_SETTINGS \ - "loadaddr=0x80200000\0" \ - "fdtaddr=0x80F80000\0" \ - "fdt_high=0xffffffff\0" \ + DEFAULT_LINUX_BOOT_ENV \ "boot_fdt=try\0" \ - "rdaddr=0x81000000\0" \ "bootpart=0:2\0" \ "bootdir=/boot\0" \ "bootfile=zImage\0" \ diff --git a/include/configs/am43xx_evm.h b/include/configs/am43xx_evm.h index 614857d..27777c5 100644 --- a/include/configs/am43xx_evm.h +++ b/include/configs/am43xx_evm.h @@ -112,10 +112,7 @@ #ifndef CONFIG_SPL_BUILD #define CONFIG_EXTRA_ENV_SETTINGS \ - "loadaddr=0x80200000\0" \ - "fdtaddr=0x80F80000\0" \ - "fdt_high=0xffffffff\0" \ - "rdaddr=0x81000000\0" \ + DEFAULT_LINUX_BOOT_ENV \ "fdtfile=undefined\0" \ "bootpart=0:2\0" \ "bootdir=/boot\0" \ diff --git a/include/configs/ti_armv7_common.h b/include/configs/ti_armv7_common.h index 69d69a5..fda99fb 100644 --- a/include/configs/ti_armv7_common.h +++ b/include/configs/ti_armv7_common.h @@ -36,8 +36,28 @@ /* * Our DDR memory always starts at 0x80000000 and U-Boot shall have * relocated itself to higher in memory by the time this value is used. + * However, set this to a 32MB offset to allow for easier Linux kernel + * booting as the default is often used as the kernel load address. */ -#define CONFIG_SYS_LOAD_ADDR 0x80000000 +#define CONFIG_SYS_LOAD_ADDR 0x82000000 + +/* + * We setup defaults based on constraints from the Linux kernel, which should + * also be safe elsewhere. We have the default load at 32MB into DDR (for + * the kernel), FDT above 128MB (the maximum location for the end of the + * kernel), and the ramdisk 512KB above that (allowing for hopefully never + * seen large trees). We say all of this must be within the first 512MB + * as that will always be within the kernel lowmem and thus visible via + * bootm_size. + */ +#define DEFAULT_LINUX_BOOT_ENV \ + "loadaddr=0x82000000\0" \ + "kernel_addr_r=0x82000000\0" \ + "fdtaddr=0x88000000\0" \ + "fdt_addr_r=0x88000000\0" \ + "rdaddr=0x88080000\0" \ + "ramdisk_addr_r=0x88080000\0" \ + "bootm_size=0x20000000\0" /* * Default to a quick boot delay. diff --git a/include/configs/ti_omap4_common.h b/include/configs/ti_omap4_common.h index bcb5eab..387f570 100644 --- a/include/configs/ti_omap4_common.h +++ b/include/configs/ti_omap4_common.h @@ -87,10 +87,8 @@ * Environment setup */ #define CONFIG_EXTRA_ENV_SETTINGS \ - "loadaddr=0x82000000\0" \ + DEFAULT_LINUX_BOOT_ENV \ "console=ttyO2,115200n8\0" \ - "fdt_high=0xffffffff\0" \ - "fdtaddr=0x80f80000\0" \ "fdtfile=undefined\0" \ "bootpart=0:2\0" \ "bootdir=/boot\0" \ diff --git a/include/configs/ti_omap5_common.h b/include/configs/ti_omap5_common.h index 7b10fbd..2443d55 100644 --- a/include/configs/ti_omap5_common.h +++ b/include/configs/ti_omap5_common.h @@ -70,10 +70,7 @@ #endif #define CONFIG_EXTRA_ENV_SETTINGS \ - "loadaddr=0x80200000\0" \ - "fdtaddr=0x80F80000\0" \ - "fdt_high=0xffffffff\0" \ - "rdaddr=0x81000000\0" \ + DEFAULT_LINUX_BOOT_ENV \ "console=" CONSOLEDEV ",115200n8\0" \ "fdtfile=undefined\0" \ "bootpart=0:2\0" \ -- 1.7.9.5

2 5

[U-Boot] iMX6 IPU display interface definition
by Andreas Geisreiter 20 Mar '14

20 Mar '14

Hi, we are working at the moment with i.MX6DL. I tried to setup new display support (RGB interface) in Bootloader U-Boot. There is a structure available, where I can define all the display timings: .mode = { .name = "wvga-rgb", .refresh = 57, .xres = 800, .yres = 480, .pixclock = 33260, .left_margin = 42, .right_margin = 86, .upper_margin = 10, .lower_margin = 33, .hsync_len = 128, .vsync_len = 2, .sync = 0, .vmode = FB_VMODE_NONINTERLACED But there I miss the edge definition of the pixel clock and data enable. I also searched in the user manual about the i.MX6 IPU register where I can set the active high or low information but I can't find it. So can anybody tell me in which registers I can set the following information's: V-Sync: Active high or low H-Sync: Active high or low Pixel Clock: Data is driven on falling or rising edge Output enable: Active high or low Data lines: inverted or not If anybody can tell me how I can do this in U-Boot it would also help. H-Sync and V-Sync activity I can control with the defines FB_SYNC_HOR_HIGH_ACT and FB_SYNC_VERT_HIGH_ACT but the other controls (pixel clock rising or falling edge, data enable active high or low, Data lines inverted or not) I'm missing. Best regards, Andreas Geisreiter Product Manager DHCOM DH electronics GmbH | Am Anger 8 | 83346 Bergen | Germany HRB Traunstein 9602 | Ust Id Nr.: DE174205805 Geschäftsführung | Dipl.-Ing.(FH) Stefan Daxenberger | Dipl.-Ing.(FH) Helmut Henschke

2 1

[U-Boot] [PATCH] 4xx: cleanup ethernet phy initialization on PMC440 boards
by Matthias Fuchs 20 Mar '14

20 Mar '14

This patch moves phy initialization for VSC8601 ethernet phys that are used on early board revisions into a separate setup function. Signed-off-by: Matthias Fuchs <matthias.fuchs(a)esd.eu> --- board/esd/pmc440/pmc440.c | 45 ++++++++++++++++++++++----------------------- 1 files changed, 22 insertions(+), 23 deletions(-) diff --git a/board/esd/pmc440/pmc440.c b/board/esd/pmc440/pmc440.c index 7aee8e4..3165486 100644 --- a/board/esd/pmc440/pmc440.c +++ b/board/esd/pmc440/pmc440.c @@ -643,6 +643,23 @@ int is_pci_host(struct pci_controller *hose) #endif /* defined(CONFIG_PCI) */ #ifdef CONFIG_RESET_PHY_R +int pmc440_setup_vsc8601(char *devname, int phy_addr, + unsigned short behavior, unsigned short method) +{ + /* adjust LED behavior */ + if (miiphy_write(devname, phy_addr, 0x1f, 0x0001) != 0) { + printf("Phy%d: register write access failed\n", phy_addr); + return -1; + } + + miiphy_write(devname, phy_addr, 0x11, 0x0010); + miiphy_write(devname, phy_addr, 0x11, behavior); + miiphy_write(devname, phy_addr, 0x10, method); + miiphy_write(devname, phy_addr, 0x1f, 0x0000); + + return 0; +} + int pmc440_setup_ksz9031(char *devname, int phy_addr) { unsigned short id1, id2; @@ -683,29 +700,11 @@ void reset_phy(void) val_behavior = 0x0cf0; } - if (miiphy_write("ppc_4xx_eth0", - CONFIG_PHY_ADDR, 0x1f, 0x0001) == 0) { - miiphy_write("ppc_4xx_eth0", - CONFIG_PHY_ADDR, 0x11, 0x0010); - miiphy_write("ppc_4xx_eth0", - CONFIG_PHY_ADDR, 0x11, val_behavior); - miiphy_write("ppc_4xx_eth0", - CONFIG_PHY_ADDR, 0x10, val_method); - miiphy_write("ppc_4xx_eth0", - CONFIG_PHY_ADDR, 0x1f, 0x0000); - } - - if (miiphy_write("ppc_4xx_eth1", - CONFIG_PHY1_ADDR, 0x1f, 0x0001) == 0) { - miiphy_write("ppc_4xx_eth1", - CONFIG_PHY1_ADDR, 0x11, 0x0010); - miiphy_write("ppc_4xx_eth1", - CONFIG_PHY1_ADDR, 0x11, val_behavior); - miiphy_write("ppc_4xx_eth1", - CONFIG_PHY1_ADDR, 0x10, val_method); - miiphy_write("ppc_4xx_eth1", - CONFIG_PHY1_ADDR, 0x1f, 0x0000); - } + /* boards up to rev. 1.3 use Vitesse VSC8601 phys */ + pmc440_setup_vsc8601("ppc_4xx_eth0", CONFIG_PHY_ADDR, + val_method, val_behavior); + pmc440_setup_vsc8601("ppc_4xx_eth1", CONFIG_PHY1_ADDR, + val_method, val_behavior); } else { /* rev. 1.4 uses a Micrel KSZ9031 */ pmc440_setup_ksz9031("ppc_4xx_eth0", CONFIG_PHY_ADDR); -- 1.6.1

2 1

[U-Boot] [patch] replace mkimage.c write() calls with full_write()
by Andrew Cann 20 Mar '14

20 Mar '14

This patch adds a function to mkimage.c called full_write() which calls write() in a loop until all the data has been written or write errors. I was getting an error with mkimage running out of space on the device it was writing to, but instead of printing a useful error message it was printing: mkimage: Write error on /tmp/flash.img: Success Which is kinda confusing. It was printing this because write() was writing as many bytes as it could and then returning success. It needs to be called a second time to set errno. Also write(fd, data, count) isn't guranteed to write the full count bytes in one go anyway, so it needs to be called in a loop (that or use fwrite instead).

2 1

[U-Boot] {PATCH v3 4/4] board: trats2: Enable device tree on Trats2
by Beomho Seo 20 Mar '14

20 Mar '14

This patch add dwmmc emmc controller node on exynos4 and exynos4412 device tree. Signed-off-by: Beomho Seo <beomho.seo(a)samsung.com> Signed-off-by: Jaehoon Chung <jh80.chung(a)samsung.com> Tested-by: Piotr Wilczek <p.wilczek(a)samsung.com> Cc: Lukasz Majewski <l.majewski(a)samsung.com> Cc: Piotr Wilczek <p.wilczek(a)samsung.com> Cc: Minkyu Kang <mk7.kang(a)samsung.com> --- Changes for v3: - Subtract one from div to set accurate frequency. Changes for v2: - None. arch/arm/dts/exynos4.dtsi | 8 ++++++++ arch/arm/dts/exynos4412-trats2.dts | 8 ++++++++ 2 files changed, 16 insertions(+) diff --git a/arch/arm/dts/exynos4.dtsi b/arch/arm/dts/exynos4.dtsi index 71dc7eb..ab99906 100644 --- a/arch/arm/dts/exynos4.dtsi +++ b/arch/arm/dts/exynos4.dtsi @@ -128,6 +128,14 @@ interrupts = <0 78 0>; }; + dwmmc@12550000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "samsung,exynos4412-dwmmc"; + reg = <0x12550000 0x1000>; + interrupts = <0 131 0>; + }; + gpio: gpio { gpio-controller; #gpio-cells = <2>; diff --git a/arch/arm/dts/exynos4412-trats2.dts b/arch/arm/dts/exynos4412-trats2.dts index 7d32067..438e70e 100644 --- a/arch/arm/dts/exynos4412-trats2.dts +++ b/arch/arm/dts/exynos4412-trats2.dts @@ -31,6 +31,7 @@ console = "/serial@13820000"; mmc0 = "sdhci@12510000"; mmc2 = "sdhci@12530000"; + mmc4 = "dwmmc@12550000"; }; i2c@138d0000 { @@ -431,4 +432,11 @@ sdhci@12540000 { status = "disabled"; }; + + dwmmc@12550000 { + samsung,bus-width = <8>; + samsung,timing = <0 1 0>; + pwr-gpios = <&gpio 0x2004002 0>; + index = <4>; + }; }; -- 1.7.9.5

1 1

[U-Boot] [PATCH v3 2/4] arm: exynos: pinmux: add sdmmc4 gpio configratuion
by Beomho Seo 20 Mar '14

20 Mar '14

For use dwmmc controller at exynos4, add SDMMC4 gpio configuration. In case SDMMC2, do not use 8 bit mode at exynos4. Signed-off-by: Beomho Seo <beomho.seo(a)samsung.com> Signed-off-by: Jaehoon Chung <jh80.chung(a)samsung.com> Tested-by: Piotr Wilczek <p.wilczek(a)samsung.com> Cc: Lukasz Majewski <l.majewski(a)samsung.com> Cc: Piotr Wilczek <p.wilczek(a)samsung.com> Cc: Minkyu Kang <mk7.kang(a)samsung.com> --- Changes for v3: - Set bank_ext of SDMMC2 for prevent compile warning. Changes for v2: - Fixed value initialinse. - Comment add in function. arch/arm/cpu/armv7/exynos/pinmux.c | 18 +++++++++++++++--- 1 file changed, 15 insertions(+), 3 deletions(-) diff --git a/arch/arm/cpu/armv7/exynos/pinmux.c b/arch/arm/cpu/armv7/exynos/pinmux.c index 9edb475..55c1c95 100644 --- a/arch/arm/cpu/armv7/exynos/pinmux.c +++ b/arch/arm/cpu/armv7/exynos/pinmux.c @@ -632,16 +632,27 @@ static int exynos4_mmc_config(int peripheral, int flags) struct exynos4_gpio_part2 *gpio2 = (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2(); struct s5p_gpio_bank *bank, *bank_ext; + unsigned int func, func_ext; int i; switch (peripheral) { case PERIPH_ID_SDMMC0: bank = &gpio2->k0; bank_ext = &gpio2->k1; + func = GPIO_FUNC(0x2); + func_ext = GPIO_FUNC(0x3); break; case PERIPH_ID_SDMMC2: bank = &gpio2->k2; bank_ext = &gpio2->k3; + func = GPIO_FUNC(0x2); + func_ext = GPIO_FUNC(0x3); + break; + case PERIPH_ID_SDMMC4: + bank = &gpio2->k0; + bank_ext = &gpio2->k1; + func = GPIO_FUNC(0x3); + func_ext = GPIO_FUNC(0x4); break; default: return -1; @@ -649,13 +660,14 @@ static int exynos4_mmc_config(int peripheral, int flags) for (i = 0; i < 7; i++) { if (i == 2) continue; - s5p_gpio_cfg_pin(bank, i, GPIO_FUNC(0x2)); + s5p_gpio_cfg_pin(bank, i, func); s5p_gpio_set_pull(bank, i, GPIO_PULL_NONE); s5p_gpio_set_drv(bank, i, GPIO_DRV_4X); } + /* SDMMC2 do not use 8bit mode at exynos4 */ if (flags & PINMUX_FLAG_8BIT_MODE) { for (i = 3; i < 7; i++) { - s5p_gpio_cfg_pin(bank_ext, i, GPIO_FUNC(0x3)); + s5p_gpio_cfg_pin(bank_ext, i, func_ext); s5p_gpio_set_pull(bank_ext, i, GPIO_PULL_NONE); s5p_gpio_set_drv(bank_ext, i, GPIO_DRV_4X); } @@ -722,10 +734,10 @@ static int exynos4_pinmux_config(int peripheral, int flags) break; case PERIPH_ID_SDMMC0: case PERIPH_ID_SDMMC2: + case PERIPH_ID_SDMMC4: return exynos4_mmc_config(peripheral, flags); case PERIPH_ID_SDMMC1: case PERIPH_ID_SDMMC3: - case PERIPH_ID_SDMMC4: debug("SDMMC device %d not implemented\n", peripheral); return -1; default: -- 1.7.9.5

1 0

[U-Boot] [PATCH v3 0/4] samsung: Add mmc controller to use dwmmc
by Beomho Seo 20 Mar '14

20 Mar '14

This patch set for use dw mmc controller. Patch enable supporting device tree for dw mmc controller. For use dwmmc controller on trats2 board, enable configuration dw_mmc, exynos_dwmmc, bounce_buffer and then disable sdhci configuration. This patch set tested on TRATS2 board. Changes for v3: - Set bank_ext of SDMMC2 for prevent compile warning. - Subtract one from div to set accurate frequency. Changes for v2: - Use device tree for dw mmc controller. - dw mmc node is added device node on exynos4 device tree. - dw mmc controller driver is fixed for use exynos4 and 5. - Add fdt compat id of exynos4 dwmmc. - Add comment. Beomho Seo (4): drivers: mmc: dwmmc: enable support for DT arm: exynos: pinmux: Add sdmmc4 gpio configuration arm: exynos: clock: Remove exynos4x12_set_mmc_clk function board: trats2: Enable device tree on Trats2 arch/arm/cpu/armv7/exynos/clock.c | 29 +---------------------------- arch/arm/cpu/armv7/exynos/pinmux.c | 18 +++++++++++++++--- arch/arm/dts/exynos4.dtsi | 8 ++++++++ arch/arm/dts/exynos4412-trats2.dts | 8 ++++++++ drivers/mmc/exynos_dw_mmc.c | 21 +++++++++++++++++---- include/fdtdec.h | 1 + lib/fdtdec.c | 1 + 7 files changed, 51 insertions(+), 35 deletions(-) -- 1.7.9.5

1 0

[U-Boot] problem on SPL build
by Simon 20 Mar '14

20 Mar '14

Hi, I'am studying on u-boot, and i am trying to port it on smdkc100. I setup cross-compile on ubuntu12.04 and build the u-boot, it works okay. But i have a problem on SPL build. I hope you can help me to solve it, thanks! problem: insert file "smdkc100.h" at Line 25 #define CONFIG_SPL and then make distclean make smdkc100_config make all but get error: /u-boot-2014.01/arch/arm/lib/crt0.S:74: undefined reference to `board_init_f'

3 3