that is what I am looking for but TSR and TCR are always cleared. the interrupt should not come unless...

-----Original Message----- From: u-boot-users-admin@lists.sourceforge.net [mailto:u-boot-users-admin@lists.sourceforge.net]On Behalf Of Ralph Siemsen Sent: Friday, September 03, 2004 2:26 PM To: Barbier, Renaud (GE Infrastructure) Cc: u-boot-users@lists.sourceforge.net Subject: Re: [U-Boot-Users] ppc440gx

Barbier, Renaud (GE Infrastructure) wrote:

kgdb: handle_exception; trap [0xb00]

I am not sure what is the source of this exception. (decrementer should be 0x900)

Before that I was getting exception 0x500(external interrupt) and trace it to the UIC registers(polarity, trigger,...) being cleared (where?). So I restore their value in interrrupt_init_cpu.

My numbers don't quite agree with yours... but I think you might be seeing "Fixed Interval Timer" as the source of the exception. Sounds like you are enabling interrupts before the handlers have been registered.

Just a guess, probably others know better... -Ralph

------------------------------------------------------- This SF.Net email is sponsored by BEA Weblogic Workshop FREE Java Enterprise J2EE developer tools! Get your free copy of BEA WebLogic Workshop 8.1 today. http://ads.osdn.com/?ad_id=5047&alloc_id=10808&op=click _______________________________________________ U-Boot-Users mailing list U-Boot-Users@lists.sourceforge.net https://lists.sourceforge.net/lists/listinfo/u-boot-users