[U-Boot-Users] MIPS: AMD Alchemy au1x00 ethernet problems
Hi I am seeing a problem with network support on the AMD dbau1550 eval board (and our own board based on Au1550). It seems that after one network command, no further packets can be sent. The minimal case that shows the problem is to include the ping command. The first ping will succeed; any other network commands time out. I have successfully loaded large files using tftpboot command and confirmed the image loaded correctly. Trying the command again fails with TX timeout.
Has anyone seen this problem or have any suggestions as to what is going on?
We are building little endian. I have tried Joseph Chiu's buffer 0 patch.
Thanks Geoff
__________________________________________________ Do You Yahoo!? Tired of spam? Yahoo! Mail has the best spam protection around http://mail.yahoo.com
Dear Geoff,
I have the same problem on dbau1500 evaluation board. The following patch may improve little:-)
Masami Komiya
diff -ur u-boot-050729/cpu/mips/au1x00_eth.c u-boot-050729-test/cpu/mips/au1x00_eth.c --- u-boot-050729/cpu/mips/au1x00_eth.c 2005-01-10 07:28:58.000000000 +0900 +++ u-boot-050729-test/cpu/mips/au1x00_eth.c 2005-07-29 18:08:39.000000000 +0900 @@ -172,9 +172,6 @@ (volatile mac_fifo_t*)(MAC0_RX_DMA_ADDR+MAC_RX_BUFF0_STATUS); int i;
- next_tx = 0; - next_rx = 0; - /* We have to enable clocks before releasing reset */ *macen = MAC_EN_CLOCK_ENABLE; udelay(10); @@ -233,6 +230,9 @@
eth_register(dev);
+ next_tx = 0; + next_rx = 0; + return 1; }
Dear Masami,
in message 42E9F2D7.1010708@sonare.it you wrote:
I have the same problem on dbau1500 evaluation board. The following patch may improve little:-)
...
diff -ur u-boot-050729/cpu/mips/au1x00_eth.c u-boot-050729-test/cpu/mips/au1x00_eth.c --- u-boot-050729/cpu/mips/au1x00_eth.c 2005-01-10 07:28:58.000000000 +0900 +++ u-boot-050729-test/cpu/mips/au1x00_eth.c 2005-07-29 18:08:39.000000000 +0900 @@ -172,9 +172,6 @@ (volatile mac_fifo_t*)(MAC0_RX_DMA_ADDR+MAC_RX_BUFF0_STATUS); int i;
next_tx = 0;next_rx = 0;/* We have to enable clocks before releasing reset */ *macen = MAC_EN_CLOCK_ENABLE; udelay(10);@@ -233,6 +230,9 @@
eth_register(dev);
next_tx = 0;next_rx = 0;
Do you think this patch (resp. an equivalent one - the code has changed since) is still required?
Best regards,
Wolfgang Denk
--- Wolfgang Denk wd@denx.de wrote:
Dear Masami,
in message 42E9F2D7.1010708@sonare.it you wrote:
I have the same problem on dbau1500 evaluation board. The following patch may improve little:-)
...
diff -ur u-boot-050729/cpu/mips/au1x00_eth.c
u-boot-050729-test/cpu/mips/au1x00_eth.c
--- u-boot-050729/cpu/mips/au1x00_eth.c 2005-01-10
07:28:58.000000000 +0900
+++ u-boot-050729-test/cpu/mips/au1x00_eth.c 2005-07-29
I did a port of uboot from 1.1 to 1.4 and the problem was fixed...
__________________________________________________ Do You Yahoo!? Tired of spam? Yahoo! Mail has the best spam protection around http://mail.yahoo.com
participants (4)
-
Frank -
geoff cleary -
Masami Komiya -
Wolfgang Denk