[U-Boot] [PATCH RESEND 01/10] pinctrl: imx8: add i.MX8QM compatible

newer
[U-Boot] [PATCH] Makefile.spl:...

older
[U-Boot] [PATCH] arm: kirkwood:...

Peng Fan

5 Mar 2019 5 Mar '19

3:32 a.m.

Add i.MX8QM compatible

Signed-off-by: Peng Fan peng.fan@nxp.com --- drivers/pinctrl/nxp/pinctrl-imx8.c | 1 + 1 file changed, 1 insertion(+)

diff --git a/drivers/pinctrl/nxp/pinctrl-imx8.c b/drivers/pinctrl/nxp/pinctrl-imx8.c index 0738da0ebe..c1b0ca438a 100644 --- a/drivers/pinctrl/nxp/pinctrl-imx8.c +++ b/drivers/pinctrl/nxp/pinctrl-imx8.c @@ -25,6 +25,7 @@ static int imx8_pinctrl_probe(struct udevice *dev)

static const struct udevice_id imx8_pinctrl_match[] = { { .compatible = "fsl,imx8qxp-iomuxc", .data = (ulong)&imx8_pinctrl_soc_info }, + { .compatible = "fsl,imx8qm-iomuxc", .data = (ulong)&imx8_pinctrl_soc_info }, { /* sentinel */ } };

-- 2.16.4

Show replies by date

Peng Fan

5 Mar 5 Mar

3:32 a.m.

New subject: [U-Boot] [PATCH RESEND 02/10] dt-bindings: pinctrl: add i.MX8QM pads definition

Add i.MX8QM pads definition

Signed-off-by: Peng Fan peng.fan@nxp.com --- include/dt-bindings/pinctrl/pads-imx8qm.h | 961 ++++++++++++++++++++++++++++++ 1 file changed, 961 insertions(+) create mode 100644 include/dt-bindings/pinctrl/pads-imx8qm.h

diff --git a/include/dt-bindings/pinctrl new file mode 100644 index 0000000000..e980fd55ed --- /dev/null +++ b/include/dt-bindings/pinctrl/pads-i @@ -0,0 +1,961 @@ +/* SPDX-License-Identifier: +/* + * Copyright 2018 NXP + */ + +#ifndef SC_PADS_H +#define SC_PADS_H + +#define SC_P_SIM0_CLK +#define SC_P_SIM0_RST +#define SC_P_SIM0_IO +#define SC_P_SIM0_PD +#define SC_P_SIM0_POWER_EN +#define SC_P_SIM0_GPIO0_00 +#define SC_P_COMP_CTL_GPIO_1V8_3V3_SIM +#define SC_P_M40_I2C0_SCL +#define SC_P_M40_I2C0_SDA +#define SC_P_M40_GPIO0_00 +#define SC_P_M40_GPIO0_01 +#define SC_P_M41_I2C0_SCL +#define SC_P_M41_I2C0_SDA +#define SC_P_M41_GPIO0_00 +#define SC_P_M41_GPIO0_01 +#define SC_P_GPT0_CLK +#define SC_P_GPT0_CAPTURE +#define SC_P_GPT0_COMPARE +#define SC_P_GPT1_CLK +#define SC_P_GPT1_CAPTURE +#define SC_P_GPT1_COMPARE +#define SC_P_UART0_RX +#define SC_P_UART0_TX +#define SC_P_UART0_RTS_B +#define SC_P_UART0_CTS_B +#define SC_P_UART1_TX +#define SC_P_UART1_RX +#define SC_P_UART1_RTS_B +#define SC_P_UART1_CTS_B +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIOLH +#define SC_P_SCU_PMIC_MEMC_ON +#define SC_P_SCU_WDOG_OUT +#define SC_P_PMIC_I2C_SDA +#define SC_P_PMIC_I2C_SCL +#define SC_P_PMIC_EARLY_WARNING +#define SC_P_PMIC_INT_B +#define SC_P_SCU_GPIO0_00 +#define SC_P_SCU_GPIO0_01 +#define SC_P_SCU_GPIO0_02 +#define SC_P_SCU_GPIO0_03 +#define SC_P_SCU_GPIO0_04 +#define SC_P_SCU_GPIO0_05 +#define SC_P_SCU_GPIO0_06 +#define SC_P_SCU_GPIO0_07 +#define SC_P_SCU_BOOT_MODE0 +#define SC_P_SCU_BOOT_MODE1 +#define SC_P_SCU_BOOT_MODE2 +#define SC_P_SCU_BOOT_MODE3 +#define SC_P_SCU_BOOT_MODE4 +#define SC_P_SCU_BOOT_MODE5 +#define SC_P_LVDS0_GPIO00 +#define SC_P_LVDS0_GPIO01 +#define SC_P_LVDS0_I2C0_SCL +#define SC_P_LVDS0_I2C0_SDA +#define SC_P_LVDS0_I2C1_SCL +#define SC_P_LVDS0_I2C1_SDA +#define SC_P_LVDS1_GPIO00 +#define SC_P_LVDS1_GPIO01 +#define SC_P_LVDS1_I2C0_SCL +#define SC_P_LVDS1_I2C0_SDA +#define SC_P_LVDS1_I2C1_SCL +#define SC_P_LVDS1_I2C1_SDA +#define SC_P_COMP_CTL_GPIO_1V8_3V3_LVDSGPIO +#define SC_P_MIPI_DSI0_I2C0_SCL +#define SC_P_MIPI_DSI0_I2C0_SDA +#define SC_P_MIPI_DSI0_GPIO0_00 +#define SC_P_MIPI_DSI0_GPIO0_01 +#define SC_P_MIPI_DSI1_I2C0_SCL +#define SC_P_MIPI_DSI1_I2C0_SDA +#define SC_P_MIPI_DSI1_GPIO0_00 +#define SC_P_MIPI_DSI1_GPIO0_01 +#define SC_P_COMP_CTL_GPIO_1V8_3V3_MIPIDSIGPIO +#define SC_P_MIPI_CSI0_MCLK_OUT +#define SC_P_MIPI_CSI0_I2C0_SCL +#define SC_P_MIPI_CSI0_I2C0_SDA +#define SC_P_MIPI_CSI0_GPIO0_00 +#define SC_P_MIPI_CSI0_GPIO0_01 +#define SC_P_MIPI_CSI1_MCLK_OUT +#define SC_P_MIPI_CSI1_GPIO0_00 +#define SC_P_MIPI_CSI1_GPIO0_01 +#define SC_P_MIPI_CSI1_I2C0_SCL +#define SC_P_MIPI_CSI1_I2C0_SDA +#define SC_P_HDMI_TX0_TS_SCL +#define SC_P_HDMI_TX0_TS_SDA +#define SC_P_COMP_CTL_GPIO_3V3_HDMIGPIO +#define SC_P_ESAI1_FSR +#define SC_P_ESAI1_FST +#define SC_P_ESAI1_SCKR +#define SC_P_ESAI1_SCKT +#define SC_P_ESAI1_TX0 +#define SC_P_ESAI1_TX1 +#define SC_P_ESAI1_TX2_RX3 +#define SC_P_ESAI1_TX3_RX2 +#define SC_P_ESAI1_TX4_RX1 +#define SC_P_ESAI1_TX5_RX0 +#define SC_P_SPDIF0_RX +#define SC_P_SPDIF0_TX +#define SC_P_SPDIF0_EXT_CLK +#define SC_P_SPI3_SCK +#define SC_P_SPI3_SDO +#define SC_P_SPI3_SDI +#define SC_P_SPI3_CS0 +#define SC_P_SPI3_CS1 +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHB +#define SC_P_ESAI0_FSR +#define SC_P_ESAI0_FST +#define SC_P_ESAI0_SCKR +#define SC_P_ESAI0_SCKT +#define SC_P_ESAI0_TX0 +#define SC_P_ESAI0_TX1 +#define SC_P_ESAI0_TX2_RX3 +#define SC_P_ESAI0_TX3_RX2 +#define SC_P_ESAI0_TX4_RX1 +#define SC_P_ESAI0_TX5_RX0 +#define SC_P_MCLK_IN0 +#define SC_P_MCLK_OUT0 +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHC +#define SC_P_SPI0_SCK +#define SC_P_SPI0_SDO +#define SC_P_SPI0_SDI +#define SC_P_SPI0_CS0 +#define SC_P_SPI0_CS1 +#define SC_P_SPI2_SCK +#define SC_P_SPI2_SDO +#define SC_P_SPI2_SDI +#define SC_P_SPI2_CS0 +#define SC_P_SPI2_CS1 +#define SC_P_SAI1_RXC +#define SC_P_SAI1_RXD +#define SC_P_SAI1_RXFS +#define SC_P_SAI1_TXC +#define SC_P_SAI1_TXD +#define SC_P_SAI1_TXFS +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIORHT +#define SC_P_ADC_IN7 +#define SC_P_ADC_IN6 +#define SC_P_ADC_IN5 +#define SC_P_ADC_IN4 +#define SC_P_ADC_IN3 +#define SC_P_ADC_IN2 +#define SC_P_ADC_IN1 +#define SC_P_ADC_IN0 +#define SC_P_MLB_SIG +#define SC_P_MLB_CLK +#define SC_P_MLB_DATA +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIOLHT +#define SC_P_FLEXCAN0_RX +#define SC_P_FLEXCAN0_TX +#define SC_P_FLEXCAN1_RX +#define SC_P_FLEXCAN1_TX +#define SC_P_FLEXCAN2_RX +#define SC_P_FLEXCAN2_TX +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIOTHR +#define SC_P_USB_SS3_TC0 +#define SC_P_USB_SS3_TC1 +#define SC_P_USB_SS3_TC2 +#define SC_P_USB_SS3_TC3 +#define SC_P_COMP_CTL_GPIO_3V3_USB3IO +#define SC_P_USDHC1_RESET_B +#define SC_P_USDHC1_VSELECT +#define SC_P_USDHC2_RESET_B +#define SC_P_USDHC2_VSELECT +#define SC_P_USDHC2_WP +#define SC_P_USDHC2_CD_B +#define SC_P_COMP_CTL_GPIO_1V8_3V3_VSELSEP +#define SC_P_ENET0_MDIO +#define SC_P_ENET0_MDC +#define SC_P_ENET0_REFCLK_125M_25M +#define SC_P_ENET1_REFCLK_125M_25M +#define SC_P_ENET1_MDIO +#define SC_P_ENET1_MDC +#define SC_P_COMP_CTL_GPIO_1V8_3V3_GPIOCT +#define SC_P_QSPI1A_SS0_B +#define SC_P_QSPI1A_SS1_B +#define SC_P_QSPI1A_SCLK +#define SC_P_QSPI1A_DQS +#define SC_P_QSPI1A_DATA3 +#define SC_P_QSPI1A_DATA2 +#define SC_P_QSPI1A_DATA1 +#define SC_P_QSPI1A_DATA0 +#define SC_P_COMP_CTL_GPIO_1V8_3V3_QSPI1 +#define SC_P_QSPI0A_DATA0 +#define SC_P_QSPI0A_DATA1 +#define SC_P_QSPI0A_DATA2 +#define SC_P_QSPI0A_DATA3 +#define SC_P_QSPI0A_DQS +#define SC_P_QSPI0A_SS0_B +#define SC_P_QSPI0A_SS1_B +#define SC_P_QSPI0A_SCLK +#define SC_P_QSPI0B_SCLK +#define SC_P_QSPI0B_DATA0 +#define SC_P_QSPI0B_DATA1 +#define SC_P_QSPI0B_DATA2 +#define SC_P_QSPI0B_DATA3 +#define SC_P_QSPI0B_DQS +#define SC_P_QSPI0B_SS0_B +#define SC_P_QSPI0B_SS1_B +#define SC_P_COMP_CTL_GPIO_1V8_3V3_QSPI0 +#define SC_P_PCIE_CTRL0_CLKREQ_B +#define SC_P_PCIE_CTRL0_WAKE_B +#define SC_P_PCIE_CTRL0_PERST_B +#define SC_P_PCIE_CTRL1_CLKREQ_B +#define SC_P_PCIE_CTRL1_WAKE_B +#define SC_P_PCIE_CTRL1_PERST_B +#define SC_P_COMP_CTL_GPIO_1V8_3V3_PCIESEP +#define SC_P_USB_HSIC0_DATA +#define SC_P_USB_HSIC0_STROBE +#define SC_P_CALIBRATION_0_HSIC +#define SC_P_CALIBRATION_1_HSIC +#define SC_P_EMMC0_CLK +#define SC_P_EMMC0_CMD +#define SC_P_EMMC0_DATA0 +#define SC_P_EMMC0_DATA1 +#define SC_P_EMMC0_DATA2 +#define SC_P_EMMC0_DATA3 +#define SC_P_EMMC0_DATA4 +#define SC_P_EMMC0_DATA5 +#define SC_P_EMMC0_DATA6 +#define SC_P_EMMC0_DATA7 +#define SC_P_EMMC0_STROBE +#define SC_P_EMMC0_RESET_B +#define SC_P_COMP_CTL_GPIO_1V8_3V3_SD1FIX +#define SC_P_USDHC1_CLK +#define SC_P_USDHC1_CMD +#define SC_P_USDHC1_DATA0 +#define SC_P_USDHC1_DATA1 +#define SC_P_CTL_NAND_RE_P_N +#define SC_P_USDHC1_DATA2 +#define SC_P_USDHC1_DATA3 +#define SC_P_CTL_NAND_DQS_P_N +#define SC_P_USDHC1_DATA4 +#define SC_P_USDHC1_DATA5 +#define SC_P_USDHC1_DATA6 +#define SC_P_USDHC1_DATA7 +#define SC_P_USDHC1_STROBE +#define SC_P_COMP_CTL_GPIO_1V8_3V3_VSEL2 +#define SC_P_USDHC2_CLK +#define SC_P_USDHC2_CMD +#define SC_P_USDHC2_DATA0 +#define SC_P_USDHC2_DATA1 +#define SC_P_USDHC2_DATA2 +#define SC_P_USDHC2_DATA3 +#define SC_P_COMP_CTL_GPIO_1V8_3V3_VSEL3 +#define SC_P_ENET0_RGMII_TXC +#define SC_P_ENET0_RGMII_TX_CTL +#define SC_P_ENET0_RGMII_TXD0 +#define SC_P_ENET0_RGMII_TXD1 +#define SC_P_ENET0_RGMII_TXD2 +#define SC_P_ENET0_RGMII_TXD3 +#define SC_P_ENET0_RGMII_RXC +#define SC_P_ENET0_RGMII_RX_CTL +#define SC_P_ENET0_RGMII_RXD0 +#define SC_P_ENET0_RGMII_RXD1 +#define SC_P_ENET0_RGMII_RXD2 +#define SC_P_ENET0_RGMII_RXD3 +#define SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB +#define SC_P_ENET1_RGMII_TXC +#define SC_P_ENET1_RGMII_TX_CTL +#define SC_P_ENET1_RGMII_TXD0 +#define SC_P_ENET1_RGMII_TXD1 +#define SC_P_ENET1_RGMII_TXD2 +#define SC_P_ENET1_RGMII_TXD3 +#define SC_P_ENET1_RGMII_RXC +#define SC_P_ENET1_RGMII_RX_CTL +#define SC_P_ENET1_RGMII_RXD0 +#define SC_P_ENET1_RGMII_RXD1 +#define SC_P_ENET1_RGMII_RXD2 +#define SC_P_ENET1_RGMII_RXD3 +#define SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETA +/*@}*/ + +/*! + * @name Pad Mux Definitions + * format: name padid padmux + */ +/*@{*/ +#define SC_P_SIM0_CLK_DMA_SIM0_CLK +#define SC_P_SIM0_CLK_LSIO_GPIO0_IO00 +#define SC_P_SIM0_RST_DMA_SIM0_RST +#define SC_P_SIM0_RST_LSIO_GPIO0_IO01 +#define SC_P_SIM0_IO_DMA_SIM0_IO +#define SC_P_SIM0_IO_LSIO_GPIO0_IO02 +#define SC_P_SIM0_PD_DMA_SIM0_PD +#define SC_P_SIM0_PD_DMA_I2C3_SCL +#define SC_P_SIM0_PD_LSIO_GPIO0_IO03 +#define SC_P_SIM0_POWER_EN_DMA_SIM0_POWER_EN +#define SC_P_SIM0_POWER_EN_DMA_I2C3_SDA +#define SC_P_SIM0_POWER_EN_LSIO_GPIO0_IO04 +#define SC_P_SIM0_GPIO0_00_DMA_SIM0_POWER_EN +#define SC_P_SIM0_GPIO0_00_LSIO_GPIO0_IO05 +#define SC_P_M40_I2C0_SCL_M40_I2C0_SCL +#define SC_P_M40_I2C0_SCL_M40_UART0_RX +#define SC_P_M40_I2C0_SCL_M40_GPIO0_IO02 +#define SC_P_M40_I2C0_SCL_LSIO_GPIO0_IO06 +#define SC_P_M40_I2C0_SDA_M40_I2C0_SDA +#define SC_P_M40_I2C0_SDA_M40_UART0_TX +#define SC_P_M40_I2C0_SDA_M40_GPIO0_IO03 +#define SC_P_M40_I2C0_SDA_LSIO_GPIO0_IO07 +#define SC_P_M40_GPIO0_00_M40_GPIO0_IO00 +#define SC_P_M40_GPIO0_00_M40_TPM0_CH0 +#define SC_P_M40_GPIO0_00_DMA_UART4_RX +#define SC_P_M40_GPIO0_00_LSIO_GPIO0_IO08 +#define SC_P_M40_GPIO0_01_M40_GPIO0_IO01 +#define SC_P_M40_GPIO0_01_M40_TPM0_CH1 +#define SC_P_M40_GPIO0_01_DMA_UART4_TX +#define SC_P_M40_GPIO0_01_LSIO_GPIO0_IO09 +#define SC_P_M41_I2C0_SCL_M41_I2C0_SCL +#define SC_P_M41_I2C0_SCL_M41_UART0_RX +#define SC_P_M41_I2C0_SCL_M41_GPIO0_IO02 +#define SC_P_M41_I2C0_SCL_LSIO_GPIO0_IO10 +#define SC_P_M41_I2C0_SDA_M41_I2C0_SDA +#define SC_P_M41_I2C0_SDA_M41_UART0_TX +#define SC_P_M41_I2C0_SDA_M41_GPIO0_IO03 +#define SC_P_M41_I2C0_SDA_LSIO_GPIO0_IO11 +#define SC_P_M41_GPIO0_00_M41_GPIO0_IO00 +#define SC_P_M41_GPIO0_00_M41_TPM0_CH0 +#define SC_P_M41_GPIO0_00_DMA_UART3_RX +#define SC_P_M41_GPIO0_00_LSIO_GPIO0_IO12 +#define SC_P_M41_GPIO0_01_M41_GPIO0_IO01 +#define SC_P_M41_GPIO0_01_M41_TPM0_CH1 +#define SC_P_M41_GPIO0_01_DMA_UART3_TX +#define SC_P_M41_GPIO0_01_LSIO_GPIO0_IO13 +#define SC_P_GPT0_CLK_LSIO_GPT0_CLK +#define SC_P_GPT0_CLK_DMA_I2C1_SCL +#define SC_P_GPT0_CLK_LSIO_KPP0_COL4 +#define SC_P_GPT0_CLK_LSIO_GPIO0_IO14 +#define SC_P_GPT0_CAPTURE_LSIO_GPT0_CAPTURE +#define SC_P_GPT0_CAPTURE_DMA_I2C1_SDA +#define SC_P_GPT0_CAPTURE_LSIO_KPP0_COL5 +#define SC_P_GPT0_CAPTURE_LSIO_GPIO0_IO15 +#define SC_P_GPT0_COMPARE_LSIO_GPT0_COMPARE +#define SC_P_GPT0_COMPARE_LSIO_PWM3_OUT +#define SC_P_GPT0_COMPARE_LSIO_KPP0_COL6 +#define SC_P_GPT0_COMPARE_LSIO_GPIO0_IO16 +#define SC_P_GPT1_CLK_LSIO_GPT1_CLK +#define SC_P_GPT1_CLK_DMA_I2C2_SCL +#define SC_P_GPT1_CLK_LSIO_KPP0_COL7 +#define SC_P_GPT1_CLK_LSIO_GPIO0_IO17 +#define SC_P_GPT1_CAPTURE_LSIO_GPT1_CAPTURE +#define SC_P_GPT1_CAPTURE_DMA_I2C2_SDA +#define SC_P_GPT1_CAPTURE_LSIO_KPP0_ROW4 +#define SC_P_GPT1_CAPTURE_LSIO_GPIO0_IO18 +#define SC_P_GPT1_COMPARE_LSIO_GPT1_COMPARE +#define SC_P_GPT1_COMPARE_LSIO_PWM2_OUT +#define SC_P_GPT1_COMPARE_LSIO_KPP0_ROW5 +#define SC_P_GPT1_COMPARE_LSIO_GPIO0_IO19 +#define SC_P_UART0_RX_DMA_UART0_RX +#define SC_P_UART0_RX_SCU_UART0_RX +#define SC_P_UART0_RX_LSIO_GPIO0_IO20 +#define SC_P_UART0_TX_DMA_UART0_TX +#define SC_P_UART0_TX_SCU_UART0_TX +#define SC_P_UART0_TX_LSIO_GPIO0_IO21 +#define SC_P_UART0_RTS_B_DMA_UART0_RTS_B +#define SC_P_UART0_RTS_B_LSIO_PWM0_OUT +#define SC_P_UART0_RTS_B_DMA_UART2_RX +#define SC_P_UART0_RTS_B_LSIO_GPIO0_IO22 +#define SC_P_UART0_CTS_B_DMA_UART0_CTS_B +#define SC_P_UART0_CTS_B_LSIO_PWM1_OUT +#define SC_P_UART0_CTS_B_DMA_UART2_TX +#define SC_P_UART0_CTS_B_LSIO_GPIO0_IO23 +#define SC_P_UART1_TX_DMA_UART1_TX +#define SC_P_UART1_TX_DMA_SPI3_SCK +#define SC_P_UART1_TX_LSIO_GPIO0_IO24 +#define SC_P_UART1_RX_DMA_UART1_RX +#define SC_P_UART1_RX_DMA_SPI3_SDO +#define SC_P_UART1_RX_LSIO_GPIO0_IO25 +#define SC_P_UART1_RTS_B_DMA_UART1_RTS_B +#define SC_P_UART1_RTS_B_DMA_SPI3_SDI +#define SC_P_UART1_RTS_B_DMA_UART1_CTS_B +#define SC_P_UART1_RTS_B_LSIO_GPIO0_IO26 +#define SC_P_UART1_CTS_B_DMA_UART1_CTS_B +#define SC_P_UART1_CTS_B_DMA_SPI3_CS0 +#define SC_P_UART1_CTS_B_DMA_UART1_RTS_B +#define SC_P_UART1_CTS_B_LSIO_GPIO0_IO27 +#define SC_P_SCU_PMIC_MEMC_ON_SCU_GPIO0 +#define SC_P_SCU_WDOG_OUT_SCU_WDOG0_WDOG_OUT +#define SC_P_PMIC_I2C_SDA_SCU_PMIC_I2C_SDA +#define SC_P_PMIC_I2C_SCL_SCU_PMIC_I2C_SCL +#define SC_P_PMIC_EARLY_WARNING_SCU_PMI +#define SC_P_PMIC_INT_B_SCU_DSC_PMIC_INT_B +#define SC_P_SCU_GPIO0_00_SCU_GPIO0_IO00 +#define SC_P_SCU_GPIO0_00_SCU_UART0_RX +#define SC_P_SCU_GPIO0_00_LSIO_GPIO0_IO28 +#define SC_P_SCU_GPIO0_01_SCU_GPIO0_IO01 +#define SC_P_SCU_GPIO0_01_SCU_UART0_TX +#define SC_P_SCU_GPIO0_01_LSIO_GPIO0_IO29 +#define SC_P_SCU_GPIO0_02_SCU_GPIO0_IO02 +#define SC_P_SCU_GPIO0_02_SCU_GPIO0_IOX +#define SC_P_SCU_GPIO0_02_LSIO_GPIO0_IO30 +#define SC_P_SCU_GPIO0_03_SCU_GPIO0_IO03 +#define SC_P_SCU_GPIO0_03_SCU_GPIO0_IOX +#define SC_P_SCU_GPIO0_03_LSIO_GPIO0_IO31 +#define SC_P_SCU_GPIO0_04_SCU_GPIO0_IO04 +#define SC_P_SCU_GPIO0_04_SCU_GPIO0_IOXX_PMIC_A72_ON +#define SC_P_SCU_GPIO0_04_LSIO_GPIO1_IO00 +#define SC_P_SCU_GPIO0_05_SCU_GPIO0_IO05 +#define SC_P_SCU_GPIO0_05_SCU_GPIO0_IOXX_PMIC_A53_ON +#define SC_P_SCU_GPIO0_05_LSIO_GPIO1_IO01 +#define SC_P_SCU_GPIO0_06_SCU_GPIO0_IO06 +#define SC_P_SCU_GPIO0_06_SCU_TPM0_CH0 +#define SC_P_SCU_GPIO0_06_LSIO_GPIO1_IO02 +#define SC_P_SCU_GPIO0_07_SCU_GPIO0_IO07 +#define SC_P_SCU_GPIO0_07_SCU_TPM0_CH1 +#define SC_P_SCU_GPIO0_07_SCU_DSC_RTC_C +#define SC_P_SCU_GPIO0_07_LSIO_GPIO1_IO03 +#define SC_P_SCU_BOOT_MODE0_SCU_DSC_BOOT_MODE0 +#define SC_P_SCU_BOOT_MODE1_SCU_DSC_BOOT_MODE1 +#define SC_P_SCU_BOOT_MODE2_SCU_DSC_BOOT_MODE2 +#define SC_P_SCU_BOOT_MODE3_SCU_DSC_BOOT_MODE3 +#define SC_P_SCU_BOOT_MODE4_SCU_DSC_BOOT_MODE4 +#define SC_P_SCU_BOOT_MODE4_SCU_PMIC_I2C_SCL +#define SC_P_SCU_BOOT_MODE5_SCU_DSC_BOOT_MODE5 +#define SC_P_SCU_BOOT_MODE5_SCU_PMIC_I2C_SDA +#define SC_P_LVDS0_GPIO00_LVDS0_GPIO0_IO00 +#define SC_P_LVDS0_GPIO00_LVDS0_PWM0_OUT +#define SC_P_LVDS0_GPIO00_LSIO_GPIO1_IO04 +#define SC_P_LVDS0_GPIO01_LVDS0_GPIO0_IO01 +#define SC_P_LVDS0_GPIO01_LSIO_GPIO1_IO05 +#define SC_P_LVDS0_I2C0_SCL_LVDS0_I2C0_SCL +#define SC_P_LVDS0_I2C0_SCL_LVDS0_GPIO0_IO02 +#define SC_P_LVDS0_I2C0_SCL_LSIO_GPIO1_IO06 +#define SC_P_LVDS0_I2C0_SDA_LVDS0_I2C0_SDA +#define SC_P_LVDS0_I2C0_SDA_LVDS0_GPIO0_IO03 +#define SC_P_LVDS0_I2C0_SDA_LSIO_GPIO1_IO07 +#define SC_P_LVDS0_I2C1_SCL_LVDS0_I2C1_SCL +#define SC_P_LVDS0_I2C1_SCL_DMA_UART2_TX +#define SC_P_LVDS0_I2C1_SCL_LSIO_GPIO1_IO08 +#define SC_P_LVDS0_I2C1_SDA_LVDS0_I2C1_SDA +#define SC_P_LVDS0_I2C1_SDA_DMA_UART2_RX +#define SC_P_LVDS0_I2C1_SDA_LSIO_GPIO1_IO09 +#define SC_P_LVDS1_GPIO00_LVDS1_GPIO0_IO00 +#define SC_P_LVDS1_GPIO00_LVDS1_PWM0_OUT +#define SC_P_LVDS1_GPIO00_LSIO_GPIO1_IO10 +#define SC_P_LVDS1_GPIO01_LVDS1_GPIO0_IO01 +#define SC_P_LVDS1_GPIO01_LSIO_GPIO1_IO11 +#define SC_P_LVDS1_I2C0_SCL_LVDS1_I2C0_SCL +#define SC_P_LVDS1_I2C0_SCL_LVDS1_GPIO0_IO02 +#define SC_P_LVDS1_I2C0_SCL_LSIO_GPIO1_IO12 +#define SC_P_LVDS1_I2C0_SDA_LVDS1_I2C0_SDA +#define SC_P_LVDS1_I2C0_SDA_LVDS1_GPIO0_IO03 +#define SC_P_LVDS1_I2C0_SDA_LSIO_GPIO1_IO13 +#define SC_P_LVDS1_I2C1_SCL_LVDS1_I2C1_SCL +#define SC_P_LVDS1_I2C1_SCL_DMA_UART3_TX +#define SC_P_LVDS1_I2C1_SCL_LSIO_GPIO1_IO14 +#define SC_P_LVDS1_I2C1_SDA_LVDS1_I2C1_SDA +#define SC_P_LVDS1_I2C1_SDA_DMA_UART3_RX +#define SC_P_LVDS1_I2C1_SDA_LSIO_GPIO1_IO15 +#define SC_P_MIPI_DSI0_I2C0_SCL_MIPI_DSI0_I2C0_SCL +#define SC_P_MIPI_DSI0_I2C0_SCL_LSIO_GPIO1_IO16 +#define SC_P_MIPI_DSI0_I2C0_SDA_MIPI_DSI0_I2C0_SDA +#define SC_P_MIPI_DSI0_I2C0_SDA_LSIO_GPIO1_IO17 +#define SC_P_MIPI_DSI0_GPIO0_00_MIPI_DSI0_GPIO0_IO00 +#define SC_P_MIPI_DSI0_GPIO0_00_MIPI_DSI0_PWM0_OUT +#define SC_P_MIPI_DSI0_GPIO0_00_LSIO_GPIO1_IO18 +#define SC_P_MIPI_DSI0_GPIO0_01_MIPI_DSI0_GPIO0_IO01 +#define SC_P_MIPI_DSI0_GPIO0_01_LSIO_GPIO1_IO19 +#define SC_P_MIPI_DSI1_I2C0_SCL_MIPI_DSI1_I2C0_SCL +#define SC_P_MIPI_DSI1_I2C0_SCL_LSIO_GPIO1_IO20 +#define SC_P_MIPI_DSI1_I2C0_SDA_MIPI_DSI1_I2C0_SDA +#define SC_P_MIPI_DSI1_I2C0_SDA_LSIO_GPIO1_IO21 +#define SC_P_MIPI_DSI1_GPIO0_00_MIPI_DSI1_GPIO0_IO00 +#define SC_P_MIPI_DSI1_GPIO0_00_MIPI_DSI1_PWM0_OUT +#define SC_P_MIPI_DSI1_GPIO0_00_LSIO_GPIO1_IO22 +#define SC_P_MIPI_DSI1_GPIO0_01_MIPI_DSI1_GPIO0_IO01 +#define SC_P_MIPI_DSI1_GPIO0_01_LSIO_GPIO1_IO23 +#define SC_P_MIPI_CSI0_MCLK_OUT_MIPI_CS +#define SC_P_MIPI_CSI0_MCLK_OUT_LSIO_GPIO1_IO24 +#define SC_P_MIPI_CSI0_I2C0_SCL_MIPI_CSI0_I2C0_SCL +#define SC_P_MIPI_CSI0_I2C0_SCL_LSIO_GPIO1_IO25 +#define SC_P_MIPI_CSI0_I2C0_SDA_MIPI_CSI0_I2C0_SDA +#define SC_P_MIPI_CSI0_I2C0_SDA_LSIO_GPIO1_IO26 +#define SC_P_MIPI_CSI0_GPIO0_00_MIPI_CSI0_GPIO0_IO00 +#define SC_P_MIPI_CSI0_GPIO0_00_DMA_I2C0_SCL +#define SC_P_MIPI_CSI0_GPIO0_00_MIPI_CSI1_I2C0_SCL +#define SC_P_MIPI_CSI0_GPIO0_00_LSIO_GPIO1_IO27 +#define SC_P_MIPI_CSI0_GPIO0_01_MIPI_CSI0_GPIO0_IO01 +#define SC_P_MIPI_CSI0_GPIO0_01_DMA_I2C0_SDA +#define SC_P_MIPI_CSI0_GPIO0_01_MIPI_CSI1_I2C0_SDA +#define SC_P_MIPI_CSI0_GPIO0_01_LSIO_GPIO1_IO28 +#define SC_P_MIPI_CSI1_MCLK_OUT_MIPI_CS +#define SC_P_MIPI_CSI1_MCLK_OUT_LSIO_GPIO1_IO29 +#define SC_P_MIPI_CSI1_GPIO0_00_MIPI_CSI1_GPIO0_IO00 +#define SC_P_MIPI_CSI1_GPIO0_00_DMA_UART4_RX +#define SC_P_MIPI_CSI1_GPIO0_00_LSIO_GPIO1_IO30 +#define SC_P_MIPI_CSI1_GPIO0_01_MIPI_CSI1_GPIO0_IO01 +#define SC_P_MIPI_CSI1_GPIO0_01_DMA_UART4_TX +#define SC_P_MIPI_CSI1_GPIO0_01_LSIO_GPIO1_IO31 +#define SC_P_MIPI_CSI1_I2C0_SCL_MIPI_CSI1_I2C0_SCL +#define SC_P_MIPI_CSI1_I2C0_SCL_LSIO_GPIO2_IO00 +#define SC_P_MIPI_CSI1_I2C0_SDA_MIPI_CSI1_I2C0_SDA +#define SC_P_MIPI_CSI1_I2C0_SDA_LSIO_GPIO2_IO01 +#define SC_P_HDMI_TX0_TS_SCL_HDMI_TX0_I2C0_SCL +#define SC_P_HDMI_TX0_TS_SCL_DMA_I2C0_SCL +#define SC_P_HDMI_TX0_TS_SCL_LSIO_GPIO2_IO02 +#define SC_P_HDMI_TX0_TS_SDA_HDMI_TX0_I2C0_SDA +#define SC_P_HDMI_TX0_TS_SDA_DMA_I2C0_SDA +#define SC_P_HDMI_TX0_TS_SDA_LSIO_GPIO2_IO03 +#define SC_P_ESAI1_FSR_AUD_ESAI1_FSR +#define SC_P_ESAI1_FSR_LSIO_GPIO2_IO04 +#define SC_P_ESAI1_FST_AUD_ESAI1_FST +#define SC_P_ESAI1_FST_AUD_SPDIF0_EXT_CLK +#define SC_P_ESAI1_FST_LSIO_GPIO2_IO05 +#define SC_P_ESAI1_SCKR_AUD_ESAI1_SCKR +#define SC_P_ESAI1_SCKR_LSIO_GPIO2_IO06 +#define SC_P_ESAI1_SCKT_AUD_ESAI1_SCKT +#define SC_P_ESAI1_SCKT_AUD_SAI2_RXC +#define SC_P_ESAI1_SCKT_AUD_SPDIF0_EXT_CLK +#define SC_P_ESAI1_SCKT_LSIO_GPIO2_IO07 +#define SC_P_ESAI1_TX0_AUD_ESAI1_TX0 +#define SC_P_ESAI1_TX0_AUD_SAI2_RXD +#define SC_P_ESAI1_TX0_AUD_SPDIF0_RX +#define SC_P_ESAI1_TX0_LSIO_GPIO2_IO08 +#define SC_P_ESAI1_TX1_AUD_ESAI1_TX1 +#define SC_P_ESAI1_TX1_AUD_SAI2_RXFS +#define SC_P_ESAI1_TX1_AUD_SPDIF0_TX +#define SC_P_ESAI1_TX1_LSIO_GPIO2_IO09 +#define SC_P_ESAI1_TX2_RX3_AUD_ESAI1_TX2_RX3 +#define SC_P_ESAI1_TX2_RX3_AUD_SPDIF0_RX +#define SC_P_ESAI1_TX2_RX3_LSIO_GPIO2_IO10 +#define SC_P_ESAI1_TX3_RX2_AUD_ESAI1_TX3_RX2 +#define SC_P_ESAI1_TX3_RX2_AUD_SPDIF0_TX +#define SC_P_ESAI1_TX3_RX2_LSIO_GPIO2_IO11 +#define SC_P_ESAI1_TX4_RX1_AUD_ESAI1_TX4_RX1 +#define SC_P_ESAI1_TX4_RX1_LSIO_GPIO2_IO12 +#define SC_P_ESAI1_TX5_RX0_AUD_ESAI1_TX5_RX0 +#define SC_P_ESAI1_TX5_RX0_LSIO_GPIO2_IO13 +#define SC_P_SPDIF0_RX_AUD_SPDIF0_RX +#define SC_P_SPDIF0_RX_AUD_MQS_R +#define SC_P_SPDIF0_RX_AUD_ACM_MCLK_IN1 +#define SC_P_SPDIF0_RX_LSIO_GPIO2_IO14 +#define SC_P_SPDIF0_TX_AUD_SPDIF0_TX +#define SC_P_SPDIF0_TX_AUD_MQS_L +#define SC_P_SPDIF0_TX_AUD_ACM_MCLK_OUT1 +#define SC_P_SPDIF0_TX_LSIO_GPIO2_IO15 +#define SC_P_SPDIF0_EXT_CLK_AUD_SPDIF0_EXT_CLK +#define SC_P_SPDIF0_EXT_CLK_DMA_DMA0_REQ_IN0 +#define SC_P_SPDIF0_EXT_CLK_LSIO_GPIO2_IO16 +#define SC_P_SPI3_SCK_DMA_SPI3_SCK +#define SC_P_SPI3_SCK_LSIO_GPIO2_IO17 +#define SC_P_SPI3_SDO_DMA_SPI3_SDO +#define SC_P_SPI3_SDO_DMA_FTM_CH0 +#define SC_P_SPI3_SDO_LSIO_GPIO2_IO18 +#define SC_P_SPI3_SDI_DMA_SPI3_SDI +#define SC_P_SPI3_SDI_DMA_FTM_CH1 +#define SC_P_SPI3_SDI_LSIO_GPIO2_IO19 +#define SC_P_SPI3_CS0_DMA_SPI3_CS0 +#define SC_P_SPI3_CS0_DMA_FTM_CH2 +#define SC_P_SPI3_CS0_LSIO_GPIO2_IO20 +#define SC_P_SPI3_CS1_DMA_SPI3_CS1 +#define SC_P_SPI3_CS1_LSIO_GPIO2_IO21 +#define SC_P_ESAI0_FSR_AUD_ESAI0_FSR +#define SC_P_ESAI0_FSR_LSIO_GPIO2_IO22 +#define SC_P_ESAI0_FST_AUD_ESAI0_FST +#define SC_P_ESAI0_FST_LSIO_GPIO2_IO23 +#define SC_P_ESAI0_SCKR_AUD_ESAI0_SCKR +#define SC_P_ESAI0_SCKR_LSIO_GPIO2_IO24 +#define SC_P_ESAI0_SCKT_AUD_ESAI0_SCKT +#define SC_P_ESAI0_SCKT_LSIO_GPIO2_IO25 +#define SC_P_ESAI0_TX0_AUD_ESAI0_TX0 +#define SC_P_ESAI0_TX0_LSIO_GPIO2_IO26 +#define SC_P_ESAI0_TX1_AUD_ESAI0_TX1 +#define SC_P_ESAI0_TX1_LSIO_GPIO2_IO27 +#define SC_P_ESAI0_TX2_RX3_AUD_ESAI0_TX2_RX3 +#define SC_P_ESAI0_TX2_RX3_LSIO_GPIO2_IO28 +#define SC_P_ESAI0_TX3_RX2_AUD_ESAI0_TX3_RX2 +#define SC_P_ESAI0_TX3_RX2_LSIO_GPIO2_IO29 +#define SC_P_ESAI0_TX4_RX1_AUD_ESAI0_TX4_RX1 +#define SC_P_ESAI0_TX4_RX1_LSIO_GPIO2_IO30 +#define SC_P_ESAI0_TX5_RX0_AUD_ESAI0_TX5_RX0 +#define SC_P_ESAI0_TX5_RX0_LSIO_GPIO2_IO31 +#define SC_P_MCLK_IN0_AUD_ACM_MCLK_IN0 +#define SC_P_MCLK_IN0_AUD_ESAI0_RX_HF_CLK +#define SC_P_MCLK_IN0_AUD_ESAI1_RX_HF_CLK +#define SC_P_MCLK_IN0_LSIO_GPIO3_IO00 +#define SC_P_MCLK_OUT0_AUD_ACM_MCLK_OUT0 +#define SC_P_MCLK_OUT0_AUD_ESAI0_TX_HF_CLK +#define SC_P_MCLK_OUT0_AUD_ESAI1_TX_HF_CLK +#define SC_P_MCLK_OUT0_LSIO_GPIO3_IO01 +#define SC_P_SPI0_SCK_DMA_SPI0_SCK +#define SC_P_SPI0_SCK_AUD_SAI0_RXC +#define SC_P_SPI0_SCK_LSIO_GPIO3_IO02 +#define SC_P_SPI0_SDO_DMA_SPI0_SDO +#define SC_P_SPI0_SDO_AUD_SAI0_TXD +#define SC_P_SPI0_SDO_LSIO_GPIO3_IO03 +#define SC_P_SPI0_SDI_DMA_SPI0_SDI +#define SC_P_SPI0_SDI_AUD_SAI0_RXD +#define SC_P_SPI0_SDI_LSIO_GPIO3_IO04 +#define SC_P_SPI0_CS0_DMA_SPI0_CS0 +#define SC_P_SPI0_CS0_AUD_SAI0_RXFS +#define SC_P_SPI0_CS0_LSIO_GPIO3_IO05 +#define SC_P_SPI0_CS1_DMA_SPI0_CS1 +#define SC_P_SPI0_CS1_AUD_SAI0_TXC +#define SC_P_SPI0_CS1_LSIO_GPIO3_IO06 +#define SC_P_SPI2_SCK_DMA_SPI2_SCK +#define SC_P_SPI2_SCK_LSIO_GPIO3_IO07 +#define SC_P_SPI2_SDO_DMA_SPI2_SDO +#define SC_P_SPI2_SDO_LSIO_GPIO3_IO08 +#define SC_P_SPI2_SDI_DMA_SPI2_SDI +#define SC_P_SPI2_SDI_LSIO_GPIO3_IO09 +#define SC_P_SPI2_CS0_DMA_SPI2_CS0 +#define SC_P_SPI2_CS0_LSIO_GPIO3_IO10 +#define SC_P_SPI2_CS1_DMA_SPI2_CS1 +#define SC_P_SPI2_CS1_AUD_SAI0_TXFS +#define SC_P_SPI2_CS1_LSIO_GPIO3_IO11 +#define SC_P_SAI1_RXC_AUD_SAI1_RXC +#define SC_P_SAI1_RXC_AUD_SAI0_TXD +#define SC_P_SAI1_RXC_LSIO_GPIO3_IO12 +#define SC_P_SAI1_RXD_AUD_SAI1_RXD +#define SC_P_SAI1_RXD_AUD_SAI0_TXFS +#define SC_P_SAI1_RXD_LSIO_GPIO3_IO13 +#define SC_P_SAI1_RXFS_AUD_SAI1_RXFS +#define SC_P_SAI1_RXFS_AUD_SAI0_RXD +#define SC_P_SAI1_RXFS_LSIO_GPIO3_IO14 +#define SC_P_SAI1_TXC_AUD_SAI1_TXC +#define SC_P_SAI1_TXC_AUD_SAI0_TXC +#define SC_P_SAI1_TXC_LSIO_GPIO3_IO15 +#define SC_P_SAI1_TXD_AUD_SAI1_TXD +#define SC_P_SAI1_TXD_AUD_SAI1_RXC +#define SC_P_SAI1_TXD_LSIO_GPIO3_IO16 +#define SC_P_SAI1_TXFS_AUD_SAI1_TXFS +#define SC_P_SAI1_TXFS_AUD_SAI1_RXFS +#define SC_P_SAI1_TXFS_LSIO_GPIO3_IO17 +#define SC_P_ADC_IN7_DMA_ADC1_IN3 +#define SC_P_ADC_IN7_DMA_SPI1_CS1 +#define SC_P_ADC_IN7_LSIO_KPP0_ROW3 +#define SC_P_ADC_IN7_LSIO_GPIO3_IO25 +#define SC_P_ADC_IN6_DMA_ADC1_IN2 +#define SC_P_ADC_IN6_DMA_SPI1_CS0 +#define SC_P_ADC_IN6_LSIO_KPP0_ROW2 +#define SC_P_ADC_IN6_LSIO_GPIO3_IO24 +#define SC_P_ADC_IN5_DMA_ADC1_IN1 +#define SC_P_ADC_IN5_DMA_SPI1_SDI +#define SC_P_ADC_IN5_LSIO_KPP0_ROW1 +#define SC_P_ADC_IN5_LSIO_GPIO3_IO23 +#define SC_P_ADC_IN4_DMA_ADC1_IN0 +#define SC_P_ADC_IN4_DMA_SPI1_SDO +#define SC_P_ADC_IN4_LSIO_KPP0_ROW0 +#define SC_P_ADC_IN4_LSIO_GPIO3_IO22 +#define SC_P_ADC_IN3_DMA_ADC0_IN3 +#define SC_P_ADC_IN3_DMA_SPI1_SCK +#define SC_P_ADC_IN3_LSIO_KPP0_COL3 +#define SC_P_ADC_IN3_LSIO_GPIO3_IO21 +#define SC_P_ADC_IN2_DMA_ADC0_IN2 +#define SC_P_ADC_IN2_LSIO_KPP0_COL2 +#define SC_P_ADC_IN2_LSIO_GPIO3_IO20 +#define SC_P_ADC_IN1_DMA_ADC0_IN1 +#define SC_P_ADC_IN1_LSIO_KPP0_COL1 +#define SC_P_ADC_IN1_LSIO_GPIO3_IO19 +#define SC_P_ADC_IN0_DMA_ADC0_IN0 +#define SC_P_ADC_IN0_LSIO_KPP0_COL0 +#define SC_P_ADC_IN0_LSIO_GPIO3_IO18 +#define SC_P_MLB_SIG_CONN_MLB_SIG +#define SC_P_MLB_SIG_AUD_SAI3_RXC +#define SC_P_MLB_SIG_LSIO_GPIO3_IO26 +#define SC_P_MLB_CLK_CONN_MLB_CLK +#define SC_P_MLB_CLK_AUD_SAI3_RXFS +#define SC_P_MLB_CLK_LSIO_GPIO3_IO27 +#define SC_P_MLB_DATA_CONN_MLB_DATA +#define SC_P_MLB_DATA_AUD_SAI3_RXD +#define SC_P_MLB_DATA_LSIO_GPIO3_IO28 +#define SC_P_FLEXCAN0_RX_DMA_FLEXCAN0_RX +#define SC_P_FLEXCAN0_RX_LSIO_GPIO3_IO29 +#define SC_P_FLEXCAN0_TX_DMA_FLEXCAN0_TX +#define SC_P_FLEXCAN0_TX_LSIO_GPIO3_IO30 +#define SC_P_FLEXCAN1_RX_DMA_FLEXCAN1_RX +#define SC_P_FLEXCAN1_RX_LSIO_GPIO3_IO31 +#define SC_P_FLEXCAN1_TX_DMA_FLEXCAN1_TX +#define SC_P_FLEXCAN1_TX_LSIO_GPIO4_IO00 +#define SC_P_FLEXCAN2_RX_DMA_FLEXCAN2_RX +#define SC_P_FLEXCAN2_RX_LSIO_GPIO4_IO01 +#define SC_P_FLEXCAN2_TX_DMA_FLEXCAN2_TX +#define SC_P_FLEXCAN2_TX_LSIO_GPIO4_IO02 +#define SC_P_USB_SS3_TC0_DMA_I2C1_SCL +#define SC_P_USB_SS3_TC0_CONN_USB_OTG1_PWR +#define SC_P_USB_SS3_TC0_LSIO_GPIO4_IO03 +#define SC_P_USB_SS3_TC1_DMA_I2C1_SCL +#define SC_P_USB_SS3_TC1_CONN_USB_OTG2_PWR +#define SC_P_USB_SS3_TC1_LSIO_GPIO4_IO04 +#define SC_P_USB_SS3_TC2_DMA_I2C1_SDA +#define SC_P_USB_SS3_TC2_CONN_USB_OTG1_OC +#define SC_P_USB_SS3_TC2_LSIO_GPIO4_IO05 +#define SC_P_USB_SS3_TC3_DMA_I2C1_SDA +#define SC_P_USB_SS3_TC3_CONN_USB_OTG2_OC +#define SC_P_USB_SS3_TC3_LSIO_GPIO4_IO06 +#define SC_P_USDHC1_RESET_B_CONN_USDHC1_RESET_B +#define SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO07 +#define SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT +#define SC_P_USDHC1_VSELECT_LSIO_GPIO4_IO08 +#define SC_P_USDHC2_RESET_B_CONN_USDHC2_RESET_B +#define SC_P_USDHC2_RESET_B_LSIO_GPIO4_IO09 +#define SC_P_USDHC2_VSELECT_CONN_USDHC2_VSELECT +#define SC_P_USDHC2_VSELECT_LSIO_GPIO4_IO10 +#define SC_P_USDHC2_WP_CONN_USDHC2_WP +#define SC_P_USDHC2_WP_LSIO_GPIO4_IO11 +#define SC_P_USDHC2_CD_B_CONN_USDHC2_CD_B +#define SC_P_USDHC2_CD_B_LSIO_GPIO4_IO12 +#define SC_P_ENET0_MDIO_CONN_ENET0_MDIO +#define SC_P_ENET0_MDIO_DMA_I2C4_SDA +#define SC_P_ENET0_MDIO_LSIO_GPIO4_IO13 +#define SC_P_ENET0_MDC_CONN_ENET0_MDC +#define SC_P_ENET0_MDC_DMA_I2C4_SCL +#define SC_P_ENET0_MDC_LSIO_GPIO4_IO14 +#define SC_P_ENET0_REFCLK_125M_25M_CONN +#define SC_P_ENET0_REFCLK_125M_25M_CONN_ENET0_PPS +#define SC_P_ENET0_REFCLK_125M_25M_LSIO_GPIO4_IO15 +#define SC_P_ENET1_REFCLK_125M_25M_CONN +#define SC_P_ENET1_REFCLK_125M_25M_CONN_ENET1_PPS +#define SC_P_ENET1_REFCLK_125M_25M_LSIO_GPIO4_IO16 +#define SC_P_ENET1_MDIO_CONN_ENET1_MDIO +#define SC_P_ENET1_MDIO_DMA_I2C4_SDA +#define SC_P_ENET1_MDIO_LSIO_GPIO4_IO17 +#define SC_P_ENET1_MDC_CONN_ENET1_MDC +#define SC_P_ENET1_MDC_DMA_I2C4_SCL +#define SC_P_ENET1_MDC_LSIO_GPIO4_IO18 +#define SC_P_QSPI1A_SS0_B_LSIO_QSPI1A_SS0_B +#define SC_P_QSPI1A_SS0_B_LSIO_GPIO4_IO19 +#define SC_P_QSPI1A_SS1_B_LSIO_QSPI1A_SS1_B +#define SC_P_QSPI1A_SS1_B_LSIO_QSPI1A_SCLK2 +#define SC_P_QSPI1A_SS1_B_LSIO_GPIO4_IO20 +#define SC_P_QSPI1A_SCLK_LSIO_QSPI1A_SCLK +#define SC_P_QSPI1A_SCLK_LSIO_GPIO4_IO21 +#define SC_P_QSPI1A_DQS_LSIO_QSPI1A_DQS +#define SC_P_QSPI1A_DQS_LSIO_GPIO4_IO22 +#define SC_P_QSPI1A_DATA3_LSIO_QSPI1A_DATA3 +#define SC_P_QSPI1A_DATA3_DMA_I2C1_SDA +#define SC_P_QSPI1A_DATA3_CONN_USB_OTG1_OC +#define SC_P_QSPI1A_DATA3_LSIO_GPIO4_IO23 +#define SC_P_QSPI1A_DATA2_LSIO_QSPI1A_DATA2 +#define SC_P_QSPI1A_DATA2_DMA_I2C1_SCL +#define SC_P_QSPI1A_DATA2_CONN_USB_OTG2_PWR +#define SC_P_QSPI1A_DATA2_LSIO_GPIO4_IO24 +#define SC_P_QSPI1A_DATA1_LSIO_QSPI1A_DATA1 +#define SC_P_QSPI1A_DATA1_DMA_I2C1_SDA +#define SC_P_QSPI1A_DATA1_CONN_USB_OTG2_OC +#define SC_P_QSPI1A_DATA1_LSIO_GPIO4_IO25 +#define SC_P_QSPI1A_DATA0_LSIO_QSPI1A_DATA0 +#define SC_P_QSPI1A_DATA0_LSIO_GPIO4_IO26 +#define SC_P_QSPI0A_DATA0_LSIO_QSPI0A_DATA0 +#define SC_P_QSPI0A_DATA1_LSIO_QSPI0A_DATA1 +#define SC_P_QSPI0A_DATA2_LSIO_QSPI0A_DATA2 +#define SC_P_QSPI0A_DATA3_LSIO_QSPI0A_DATA3 +#define SC_P_QSPI0A_DQS_LSIO_QSPI0A_DQS +#define SC_P_QSPI0A_SS0_B_LSIO_QSPI0A_SS0_B +#define SC_P_QSPI0A_SS1_B_LSIO_QSPI0A_SS1_B +#define SC_P_QSPI0A_SS1_B_LSIO_QSPI0A_SCLK2 +#define SC_P_QSPI0A_SCLK_LSIO_QSPI0A_SCLK +#define SC_P_QSPI0B_SCLK_LSIO_QSPI0B_SCLK +#define SC_P_QSPI0B_DATA0_LSIO_QSPI0B_DATA0 +#define SC_P_QSPI0B_DATA1_LSIO_QSPI0B_DATA1 +#define SC_P_QSPI0B_DATA2_LSIO_QSPI0B_DATA2 +#define SC_P_QSPI0B_DATA3_LSIO_QSPI0B_DATA3 +#define SC_P_QSPI0B_DQS_LSIO_QSPI0B_DQS +#define SC_P_QSPI0B_SS0_B_LSIO_QSPI0B_SS0_B +#define SC_P_QSPI0B_SS1_B_LSIO_QSPI0B_SS1_B +#define SC_P_QSPI0B_SS1_B_LSIO_QSPI0B_SCLK2 +#define SC_P_PCIE_CTRL0_CLKREQ_B_HSIO_PCIE0_CLKREQ_B +#define SC_P_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO27 +#define SC_P_PCIE_CTRL0_WAKE_B_HSIO_PCIE0_WAKE_B +#define SC_P_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO28 +#define SC_P_PCIE_CTRL0_PERST_B_HSIO_PCIE0_PERST_B +#define SC_P_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO29 +#define SC_P_PCIE_CTRL1_CLKREQ_B_HSIO_PCIE1_CLKREQ_B +#define SC_P_PCIE_CTRL1_CLKREQ_B_DMA_I2C1_SDA +#define SC_P_PCIE_CTRL1_CLKREQ_B_CONN_USB_OTG2_OC +#define SC_P_PCIE_CTRL1_CLKREQ_B_LSIO_GPIO4_IO30 +#define SC_P_PCIE_CTRL1_WAKE_B_HSIO_PCIE1_WAKE_B +#define SC_P_PCIE_CTRL1_WAKE_B_DMA_I2C1_SCL +#define SC_P_PCIE_CTRL1_WAKE_B_CONN_USB_OTG2_PWR +#define SC_P_PCIE_CTRL1_WAKE_B_LSIO_GPIO4_IO31 +#define SC_P_PCIE_CTRL1_PERST_B_HSIO_PCIE1_PERST_B +#define SC_P_PCIE_CTRL1_PERST_B_DMA_I2C1_SCL +#define SC_P_PCIE_CTRL1_PERST_B_CONN_USB_OTG1_PWR +#define SC_P_PCIE_CTRL1_PERST_B_LSIO_GPIO5_IO00 +#define SC_P_USB_HSIC0_DATA_CONN_USB_HSIC0_DATA +#define SC_P_USB_HSIC0_DATA_DMA_I2C1_SDA +#define SC_P_USB_HSIC0_DATA_LSIO_GPIO5_IO01 +#define SC_P_USB_HSIC0_STROBE_CONN_USB_HSIC0_STROBE +#define SC_P_USB_HSIC0_STROBE_DMA_I2C1_SCL +#define SC_P_USB_HSIC0_STROBE_LSIO_GPIO5_IO02 +#define SC_P_EMMC0_CLK_CONN_EMMC0_CLK +#define SC_P_EMMC0_CLK_CONN_NAND_READY_B +#define SC_P_EMMC0_CMD_CONN_EMMC0_CMD +#define SC_P_EMMC0_CMD_CONN_NAND_DQS +#define SC_P_EMMC0_CMD_AUD_MQS_R +#define SC_P_EMMC0_CMD_LSIO_GPIO5_IO03 +#define SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0 +#define SC_P_EMMC0_DATA0_CONN_NAND_DATA00 +#define SC_P_EMMC0_DATA0_LSIO_GPIO5_IO04 +#define SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1 +#define SC_P_EMMC0_DATA1_CONN_NAND_DATA01 +#define SC_P_EMMC0_DATA1_LSIO_GPIO5_IO05 +#define SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2 +#define SC_P_EMMC0_DATA2_CONN_NAND_DATA02 +#define SC_P_EMMC0_DATA2_LSIO_GPIO5_IO06 +#define SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3 +#define SC_P_EMMC0_DATA3_CONN_NAND_DATA03 +#define SC_P_EMMC0_DATA3_LSIO_GPIO5_IO07 +#define SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4 +#define SC_P_EMMC0_DATA4_CONN_NAND_DATA04 +#define SC_P_EMMC0_DATA4_LSIO_GPIO5_IO08 +#define SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5 +#define SC_P_EMMC0_DATA5_CONN_NAND_DATA05 +#define SC_P_EMMC0_DATA5_LSIO_GPIO5_IO09 +#define SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6 +#define SC_P_EMMC0_DATA6_CONN_NAND_DATA06 +#define SC_P_EMMC0_DATA6_LSIO_GPIO5_IO10 +#define SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7 +#define SC_P_EMMC0_DATA7_CONN_NAND_DATA07 +#define SC_P_EMMC0_DATA7_LSIO_GPIO5_IO11 +#define SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE +#define SC_P_EMMC0_STROBE_CONN_NAND_CLE +#define SC_P_EMMC0_STROBE_LSIO_GPIO5_IO12 +#define SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B +#define SC_P_EMMC0_RESET_B_CONN_NAND_WP_B +#define SC_P_EMMC0_RESET_B_CONN_USDHC1_VSELECT +#define SC_P_EMMC0_RESET_B_LSIO_GPIO5_IO13 +#define SC_P_USDHC1_CLK_CONN_USDHC1_CLK +#define SC_P_USDHC1_CLK_AUD_MQS_R +#define SC_P_USDHC1_CMD_CONN_USDHC1_CMD +#define SC_P_USDHC1_CMD_AUD_MQS_L +#define SC_P_USDHC1_CMD_LSIO_GPIO5_IO14 +#define SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0 +#define SC_P_USDHC1_DATA0_CONN_NAND_RE_N +#define SC_P_USDHC1_DATA0_LSIO_GPIO5_IO15 +#define SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1 +#define SC_P_USDHC1_DATA1_CONN_NAND_RE_P +#define SC_P_USDHC1_DATA1_LSIO_GPIO5_IO16 +#define SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2 +#define SC_P_USDHC1_DATA2_CONN_NAND_DQS_N +#define SC_P_USDHC1_DATA2_LSIO_GPIO5_IO17 +#define SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3 +#define SC_P_USDHC1_DATA3_CONN_NAND_DQS_P +#define SC_P_USDHC1_DATA3_LSIO_GPIO5_IO18 +#define SC_P_USDHC1_DATA4_CONN_USDHC1_DATA4 +#define SC_P_USDHC1_DATA4_CONN_NAND_CE0_B +#define SC_P_USDHC1_DATA4_AUD_MQS_R +#define SC_P_USDHC1_DATA4_LSIO_GPIO5_IO19 +#define SC_P_USDHC1_DATA5_CONN_USDHC1_DATA5 +#define SC_P_USDHC1_DATA5_CONN_NAND_RE_B +#define SC_P_USDHC1_DATA5_AUD_MQS_L +#define SC_P_USDHC1_DATA5_LSIO_GPIO5_IO20 +#define SC_P_USDHC1_DATA6_CONN_USDHC1_DATA6 +#define SC_P_USDHC1_DATA6_CONN_NAND_WE_B +#define SC_P_USDHC1_DATA6_CONN_USDHC1_WP +#define SC_P_USDHC1_DATA6_LSIO_GPIO5_IO21 +#define SC_P_USDHC1_DATA7_CONN_USDHC1_DATA7 +#define SC_P_USDHC1_DATA7_CONN_NAND_ALE +#define SC_P_USDHC1_DATA7_CONN_USDHC1_CD_B +#define SC_P_USDHC1_DATA7_LSIO_GPIO5_IO22 +#define SC_P_USDHC1_STROBE_CONN_USDHC1_STROBE +#define SC_P_USDHC1_STROBE_CONN_NAND_CE1_B +#define SC_P_USDHC1_STROBE_CONN_USDHC1_RESET_B +#define SC_P_USDHC1_STROBE_LSIO_GPIO5_IO23 +#define SC_P_USDHC2_CLK_CONN_USDHC2_CLK +#define SC_P_USDHC2_CLK_AUD_MQS_R +#define SC_P_USDHC2_CLK_LSIO_GPIO5_IO24 +#define SC_P_USDHC2_CMD_CONN_USDHC2_CMD +#define SC_P_USDHC2_CMD_AUD_MQS_L +#define SC_P_USDHC2_CMD_LSIO_GPIO5_IO25 +#define SC_P_USDHC2_DATA0_CONN_USDHC2_DATA0 +#define SC_P_USDHC2_DATA0_DMA_UART4_RX +#define SC_P_USDHC2_DATA0_LSIO_GPIO5_IO26 +#define SC_P_USDHC2_DATA1_CONN_USDHC2_DATA1 +#define SC_P_USDHC2_DATA1_DMA_UART4_TX +#define SC_P_USDHC2_DATA1_LSIO_GPIO5_IO27 +#define SC_P_USDHC2_DATA2_CONN_USDHC2_DATA2 +#define SC_P_USDHC2_DATA2_DMA_UART4_CTS_B +#define SC_P_USDHC2_DATA2_LSIO_GPIO5_IO28 +#define SC_P_USDHC2_DATA3_CONN_USDHC2_DATA3 +#define SC_P_USDHC2_DATA3_DMA_UART4_RTS_B +#define SC_P_USDHC2_DATA3_LSIO_GPIO5_IO29 +#define SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC +#define SC_P_ENET0_RGMII_TXC_CONN_ENET0_RCLK50M_OUT +#define SC_P_ENET0_RGMII_TXC_CONN_ENET0_RCLK50M_IN +#define SC_P_ENET0_RGMII_TXC_LSIO_GPIO5_IO30 +#define SC_P_ENET0_RGMII_TX_CTL_CONN_EN +#define SC_P_ENET0_RGMII_TX_CTL_LSIO_GPIO5_IO31 +#define SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0 +#define SC_P_ENET0_RGMII_TXD0_LSIO_GPIO6_IO00 +#define SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1 +#define SC_P_ENET0_RGMII_TXD1_LSIO_GPIO6_IO01 +#define SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2 +#define SC_P_ENET0_RGMII_TXD2_DMA_UART3_TX +#define SC_P_ENET0_RGMII_TXD2_VPU_TSI_S1_VID +#define SC_P_ENET0_RGMII_TXD2_LSIO_GPIO6_IO02 +#define SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3 +#define SC_P_ENET0_RGMII_TXD3_DMA_UART3_RTS_B +#define SC_P_ENET0_RGMII_TXD3_VPU_TSI_S1_SYNC +#define SC_P_ENET0_RGMII_TXD3_LSIO_GPIO6_IO03 +#define SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC +#define SC_P_ENET0_RGMII_RXC_DMA_UART3_CTS_B +#define SC_P_ENET0_RGMII_RXC_VPU_TSI_S1_DATA +#define SC_P_ENET0_RGMII_RXC_LSIO_GPIO6_IO04 +#define SC_P_ENET0_RGMII_RX_CTL_CONN_EN +#define SC_P_ENET0_RGMII_RX_CTL_VPU_TSI_S0_VID +#define SC_P_ENET0_RGMII_RX_CTL_LSIO_GPIO6_IO05 +#define SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0 +#define SC_P_ENET0_RGMII_RXD0_VPU_TSI_S0_SYNC +#define SC_P_ENET0_RGMII_RXD0_LSIO_GPIO6_IO06 +#define SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1 +#define SC_P_ENET0_RGMII_RXD1_VPU_TSI_S0_DATA +#define SC_P_ENET0_RGMII_RXD1_LSIO_GPIO6_IO07 +#define SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2 +#define SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RMII_RX_ER +#define SC_P_ENET0_RGMII_RXD2_VPU_TSI_S0_CLK +#define SC_P_ENET0_RGMII_RXD2_LSIO_GPIO6_IO08 +#define SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3 +#define SC_P_ENET0_RGMII_RXD3_DMA_UART3_RX +#define SC_P_ENET0_RGMII_RXD3_VPU_TSI_S1_CLK +#define SC_P_ENET0_RGMII_RXD3_LSIO_GPIO6_IO09 +#define SC_P_ENET1_RGMII_TXC_CONN_ENET1_RGMII_TXC +#define SC_P_ENET1_RGMII_TXC_CONN_ENET1_RCLK50M_OUT +#define SC_P_ENET1_RGMII_TXC_CONN_ENET1_RCLK50M_IN +#define SC_P_ENET1_RGMII_TXC_LSIO_GPIO6_IO10 +#define SC_P_ENET1_RGMII_TX_CTL_CONN_EN +#define SC_P_ENET1_RGMII_TX_CTL_LSIO_GPIO6_IO11 +#define SC_P_ENET1_RGMII_TXD0_CONN_ENET1_RGMII_TXD0 +#define SC_P_ENET1_RGMII_TXD0_LSIO_GPIO6_IO12 +#define SC_P_ENET1_RGMII_TXD1_CONN_ENET1_RGMII_TXD1 +#define SC_P_ENET1_RGMII_TXD1_LSIO_GPIO6_IO13 +#define SC_P_ENET1_RGMII_TXD2_CONN_ENET1_RGMII_TXD2 +#define SC_P_ENET1_RGMII_TXD2_DMA_UART3_TX +#define SC_P_ENET1_RGMII_TXD2_VPU_TSI_S1_VID +#define SC_P_ENET1_RGMII_TXD2_LSIO_GPIO6_IO14 +#define SC_P_ENET1_RGMII_TXD3_CONN_ENET1_RGMII_TXD3 +#define SC_P_ENET1_RGMII_TXD3_DMA_UART3_RTS_B +#define SC_P_ENET1_RGMII_TXD3_VPU_TSI_S1_SYNC +#define SC_P_ENET1_RGMII_TXD3_LSIO_GPIO6_IO15 +#define SC_P_ENET1_RGMII_RXC_CONN_ENET1_RGMII_RXC +#define SC_P_ENET1_RGMII_RXC_DMA_UART3_CTS_B +#define SC_P_ENET1_RGMII_RXC_VPU_TSI_S1_DATA +#define SC_P_ENET1_RGMII_RXC_LSIO_GPIO6_IO16 +#define SC_P_ENET1_RGMII_RX_CTL_CONN_EN +#define SC_P_ENET1_RGMII_RX_CTL_VPU_TSI_S0_VID +#define SC_P_ENET1_RGMII_RX_CTL_LSIO_GPIO6_IO17 +#define SC_P_ENET1_RGMII_RXD0_CONN_ENET1_RGMII_RXD0 +#define SC_P_ENET1_RGMII_RXD0_VPU_TSI_S0_SYNC +#define SC_P_ENET1_RGMII_RXD0_LSIO_GPIO6_IO18 +#define SC_P_ENET1_RGMII_RXD1_CONN_ENET1_RGMII_RXD1 +#define SC_P_ENET1_RGMII_RXD1_VPU_TSI_S0_DATA +#define SC_P_ENET1_RGMII_RXD1_LSIO_GPIO6_IO19 +#define SC_P_ENET1_RGMII_RXD2_CONN_ENET1_RGMII_RXD2 +#define SC_P_ENET1_RGMII_RXD2_CONN_ENET1_RMII_RX_ER +#define SC_P_ENET1_RGMII_RXD2_VPU_TSI_S0_CLK +#define SC_P_ENET1_RGMII_RXD2_LSIO_GPIO6_IO20 +#define SC_P_ENET1_RGMII_RXD3_CONN_ENET1_RGMII_RXD3 +#define SC_P_ENET1_RGMII_RXD3_DMA_UART3_RX +#define SC_P_ENET1_RGMII_RXD3_VPU_TSI_S1_CLK +#define SC_P_ENET1_RGMII_RXD3_LSIO_GPIO6_IO21 +#define SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB_PAD +#define SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETA_PAD + +#endif /* SC_PADS_H */ /pads-imx8qm.h b/include/dt-bindings/pinctrl/pads-imx8qm.h mx8qm.h GPL-2.0+ */ 0 /* DMA.SIM0.CLK, LSIO.GPIO0.IO00 */ 1 /* DMA.SIM0.RST, LSIO.GPIO0.IO01 */ 2 /* DMA.SIM0.IO, LSIO.GPIO0.IO02 */ 3 /* DMA.SIM0.PD, DMA.I2C3.SCL, LSIO.GPIO0.IO03 */ 4 /* DMA.SIM0.POWER_EN, DMA.I2C3.SDA, LSIO.GPIO0.IO04 */ 5 /* DMA.SIM0.POWER_EN, LSIO.GPIO0.IO05 */ 6 /* */ 7 /* M40.I2C0.SCL, M40.UART0.RX, M40.GPIO0.IO02, LSIO.GPIO0.IO06 */ 8 /* M40.I2C0.SDA, M40.UART0.TX, M40.GPIO0.IO03, LSIO.GPIO0.IO07 */ 9 /* M40.GPIO0.IO00, M40.TPM0.CH0, DMA.UART4.RX, LSIO.GPIO0.IO08 */ 10 /* M40.GPIO0.IO01, M40.TPM0.CH1, DMA.UART4.TX, LSIO.GPIO0.IO09 */ 11 /* M41.I2C0.SCL, M41.UART0.RX, M41.GPIO0.IO02, LSIO.GPIO0.IO10 */ 12 /* M41.I2C0.SDA, M41.UART0.TX, M41.GPIO0.IO03, LSIO.GPIO0.IO11 */ 13 /* M41.GPIO0.IO00, M41.TPM0.CH0, DMA.UART3.RX, LSIO.GPIO0.IO12 */ 14 /* M41.GPIO0.IO01, M41.TPM0.CH1, DMA.UART3.TX, LSIO.GPIO0.IO13 */ 15 /* LSIO.GPT0.CLK, DMA.I2C1.SCL, LSIO.KPP0.COL4, LSIO.GPIO0.IO14 */ 16 /* LSIO.GPT0.CAPTURE, DMA.I2C1.SDA, LSIO.KPP0.COL5, LSIO.GPIO0.IO15 */ 17 /* LSIO.GPT0.COMPARE, LSIO.PWM3.OUT, LSIO.KPP0.COL6, LSIO.GPIO0.IO16 */ 18 /* LSIO.GPT1.CLK, DMA.I2C2.SCL, LSIO.KPP0.COL7, LSIO.GPIO0.IO17 */ 19 /* LSIO.GPT1.CAPTURE, DMA.I2C2.SDA, LSIO.KPP0.ROW4, LSIO.GPIO0.IO18 */ 20 /* LSIO.GPT1.COMPARE, LSIO.PWM2.OUT, LSIO.KPP0.ROW5, LSIO.GPIO0.IO19 */ 21 /* DMA.UART0.RX, SCU.UART0.RX, LSIO.GPIO0.IO20 */ 22 /* DMA.UART0.TX, SCU.UART0.TX, LSIO.GPIO0.IO21 */ 23 /* DMA.UART0.RTS_B, LSIO.PWM0.OUT, DMA.UART2.RX, LSIO.GPIO0.IO22 */ 24 /* DMA.UART0.CTS_B, LSIO.PWM1.OUT, DMA.UART2.TX, LSIO.GPIO0.IO23 */ 25 /* DMA.UART1.TX, DMA.SPI3.SCK, LSIO.GPIO0.IO24 */ 26 /* DMA.UART1.RX, DMA.SPI3.SDO, LSIO.GPIO0.IO25 */ 27 /* DMA.UART1.RTS_B, DMA.SPI3.SDI, DMA.UART1.CTS_B, LSIO.GPIO0.IO26 */ 28 /* DMA.UART1.CTS_B, DMA.SPI3.CS0, DMA.UART1.RTS_B, LSIO.GPIO0.IO27 */ 29 /* */ 30 /* SCU.GPIO0.IOXX_PMIC_MEMC_ON */ 31 /* SCU.WDOG0.WDOG_OUT */ 32 /* SCU.PMIC_I2C.SDA */ 33 /* SCU.PMIC_I2C.SCL */ 34 /* SCU.PMIC_EARLY_WARNING */ 35 /* SCU.DSC.PMIC_INT_B */ 36 /* SCU.GPIO0.IO00, SCU.UART0.RX, LSIO.GPIO0.IO28 */ 37 /* SCU.GPIO0.IO01, SCU.UART0.TX, LSIO.GPIO0.IO29 */ 38 /* SCU.GPIO0.IO02, SCU.GPIO0.IOXX_PMIC_GPU0_ON, LSIO.GPIO0.IO30 */ 39 /* SCU.GPIO0.IO03, SCU.GPIO0.IOXX_PMIC_GPU1_ON, LSIO.GPIO0.IO31 */ 40 /* SCU.GPIO0.IO04, SCU.GPIO0.IOXX_PMIC_A72_ON, LSIO.GPIO1.IO00 */ 41 /* SCU.GPIO0.IO05, SCU.GPIO0.IOXX_PMIC_A53_ON, LSIO.GPIO1.IO01 */ 42 /* SCU.GPIO0.IO06, SCU.TPM0.CH0, LSIO.GPIO1.IO02 */ 43 /* SCU.GPIO0.IO07, SCU.TPM0.CH1, SCU.DSC.RTC_CLOCK_OUTPUT_32K, LSIO.GPIO1.IO03 */ 44 /* SCU.DSC.BOOT_MODE0 */ 45 /* SCU.DSC.BOOT_MODE1 */ 46 /* SCU.DSC.BOOT_MODE2 */ 47 /* SCU.DSC.BOOT_MODE3 */ 48 /* SCU.DSC.BOOT_MODE4, SCU.PMIC_I2C.SCL */ 49 /* SCU.DSC.BOOT_MODE5, SCU.PMIC_I2C.SDA */ 50 /* LVDS0.GPIO0.IO00, LVDS0.PWM0.OUT, LSIO.GPIO1.IO04 */ 51 /* LVDS0.GPIO0.IO01, LSIO.GPIO1.IO05 */ 52 /* LVDS0.I2C0.SCL, LVDS0.GPIO0.IO02, LSIO.GPIO1.IO06 */ 53 /* LVDS0.I2C0.SDA, LVDS0.GPIO0.IO03, LSIO.GPIO1.IO07 */ 54 /* LVDS0.I2C1.SCL, DMA.UART2.TX, LSIO.GPIO1.IO08 */ 55 /* LVDS0.I2C1.SDA, DMA.UART2.RX, LSIO.GPIO1.IO09 */ 56 /* LVDS1.GPIO0.IO00, LVDS1.PWM0.OUT, LSIO.GPIO1.IO10 */ 57 /* LVDS1.GPIO0.IO01, LSIO.GPIO1.IO11 */ 58 /* LVDS1.I2C0.SCL, LVDS1.GPIO0.IO02, LSIO.GPIO1.IO12 */ 59 /* LVDS1.I2C0.SDA, LVDS1.GPIO0.IO03, LSIO.GPIO1.IO13 */ 60 /* LVDS1.I2C1.SCL, DMA.UART3.TX, LSIO.GPIO1.IO14 */ 61 /* LVDS1.I2C1.SDA, DMA.UART3.RX, LSIO.GPIO1.IO15 */ 62 /* */ 63 /* MIPI_DSI0.I2C0.SCL, LSIO.GPIO1.IO16 */ 64 /* MIPI_DSI0.I2C0.SDA, LSIO.GPIO1.IO17 */ 65 /* MIPI_DSI0.GPIO0.IO00, MIPI_DSI0.PWM0.OUT, LSIO.GPIO1.IO18 */ 66 /* MIPI_DSI0.GPIO0.IO01, LSIO.GPIO1.IO19 */ 67 /* MIPI_DSI1.I2C0.SCL, LSIO.GPIO1.IO20 */ 68 /* MIPI_DSI1.I2C0.SDA, LSIO.GPIO1.IO21 */ 69 /* MIPI_DSI1.GPIO0.IO00, MIPI_DSI1.PWM0.OUT, LSIO.GPIO1.IO22 */ 70 /* MIPI_DSI1.GPIO0.IO01, LSIO.GPIO1.IO23 */ 71 /* */ 72 /* MIPI_CSI0.ACM.MCLK_OUT, LSIO.GPIO1.IO24 */ 73 /* MIPI_CSI0.I2C0.SCL, LSIO.GPIO1.IO25 */ 74 /* MIPI_CSI0.I2C0.SDA, LSIO.GPIO1.IO26 */ 75 /* MIPI_CSI0.GPIO0.IO00, DMA.I2C0.SCL, MIPI_CSI1.I2C0.SCL, LSIO.GPIO1.IO27 */ 76 /* MIPI_CSI0.GPIO0.IO01, DMA.I2C0.SDA, MIPI_CSI1.I2C0.SDA, LSIO.GPIO1.IO28 */ 77 /* MIPI_CSI1.ACM.MCLK_OUT, LSIO.GPIO1.IO29 */ 78 /* MIPI_CSI1.GPIO0.IO00, DMA.UART4.RX, LSIO.GPIO1.IO30 */ 79 /* MIPI_CSI1.GPIO0.IO01, DMA.UART4.TX, LSIO.GPIO1.IO31 */ 80 /* MIPI_CSI1.I2C0.SCL, LSIO.GPIO2.IO00 */ 81 /* MIPI_CSI1.I2C0.SDA, LSIO.GPIO2.IO01 */ 82 /* HDMI_TX0.I2C0.SCL, DMA.I2C0.SCL, LSIO.GPIO2.IO02 */ 83 /* HDMI_TX0.I2C0.SDA, DMA.I2C0.SDA, LSIO.GPIO2.IO03 */ 84 /* */ 85 /* AUD.ESAI1.FSR, LSIO.GPIO2.IO04 */ 86 /* AUD.ESAI1.FST, AUD.SPDIF0.EXT_CLK, LSIO.GPIO2.IO05 */ 87 /* AUD.ESAI1.SCKR, LSIO.GPIO2.IO06 */ 88 /* AUD.ESAI1.SCKT, AUD.SAI2.RXC, AUD.SPDIF0.EXT_CLK, LSIO.GPIO2.IO07 */ 89 /* AUD.ESAI1.TX0, AUD.SAI2.RXD, AUD.SPDIF0.RX, LSIO.GPIO2.IO08 */ 90 /* AUD.ESAI1.TX1, AUD.SAI2.RXFS, AUD.SPDIF0.TX, LSIO.GPIO2.IO09 */ 91 /* AUD.ESAI1.TX2_RX3, AUD.SPDIF0.RX, LSIO.GPIO2.IO10 */ 92 /* AUD.ESAI1.TX3_RX2, AUD.SPDIF0.TX, LSIO.GPIO2.IO11 */ 93 /* AUD.ESAI1.TX4_RX1, LSIO.GPIO2.IO12 */ 94 /* AUD.ESAI1.TX5_RX0, LSIO.GPIO2.IO13 */ 95 /* AUD.SPDIF0.RX, AUD.MQS.R, AUD.ACM.MCLK_IN1, LSIO.GPIO2.IO14 */ 96 /* AUD.SPDIF0.TX, AUD.MQS.L, AUD.ACM.MCLK_OUT1, LSIO.GPIO2.IO15 */ 97 /* AUD.SPDIF0.EXT_CLK, DMA.DMA0.REQ_IN0, LSIO.GPIO2.IO16 */ 98 /* DMA.SPI3.SCK, LSIO.GPIO2.IO17 */ 99 /* DMA.SPI3.SDO, DMA.FTM.CH0, LSIO.GPIO2.IO18 */ 100 /* DMA.SPI3.SDI, DMA.FTM.CH1, LSIO.GPIO2.IO19 */ 101 /* DMA.SPI3.CS0, DMA.FTM.CH2, LSIO.GPIO2.IO20 */ 102 /* DMA.SPI3.CS1, LSIO.GPIO2.IO21 */ 103 /* */ 104 /* AUD.ESAI0.FSR, LSIO.GPIO2.IO22 */ 105 /* AUD.ESAI0.FST, LSIO.GPIO2.IO23 */ 106 /* AUD.ESAI0.SCKR, LSIO.GPIO2.IO24 */ 107 /* AUD.ESAI0.SCKT, LSIO.GPIO2.IO25 */ 108 /* AUD.ESAI0.TX0, LSIO.GPIO2.IO26 */ 109 /* AUD.ESAI0.TX1, LSIO.GPIO2.IO27 */ 110 /* AUD.ESAI0.TX2_RX3, LSIO.GPIO2.IO28 */ 111 /* AUD.ESAI0.TX3_RX2, LSIO.GPIO2.IO29 */ 112 /* AUD.ESAI0.TX4_RX1, LSIO.GPIO2.IO30 */ 113 /* AUD.ESAI0.TX5_RX0, LSIO.GPIO2.IO31 */ 114 /* AUD.ACM.MCLK_IN0, AUD.ESAI0.RX_HF_CLK, AUD.ESAI1.RX_HF_CLK, LSIO.GPIO3.IO00 */ 115 /* AUD.ACM.MCLK_OUT0, AUD.ESAI0.TX_HF_CLK, AUD.ESAI1.TX_HF_CLK, LSIO.GPIO3.IO01 */ 116 /* */ 117 /* DMA.SPI0.SCK, AUD.SAI0.RXC, LSIO.GPIO3.IO02 */ 118 /* DMA.SPI0.SDO, AUD.SAI0.TXD, LSIO.GPIO3.IO03 */ 119 /* DMA.SPI0.SDI, AUD.SAI0.RXD, LSIO.GPIO3.IO04 */ 120 /* DMA.SPI0.CS0, AUD.SAI0.RXFS, LSIO.GPIO3.IO05 */ 121 /* DMA.SPI0.CS1, AUD.SAI0.TXC, LSIO.GPIO3.IO06 */ 122 /* DMA.SPI2.SCK, LSIO.GPIO3.IO07 */ 123 /* DMA.SPI2.SDO, LSIO.GPIO3.IO08 */ 124 /* DMA.SPI2.SDI, LSIO.GPIO3.IO09 */ 125 /* DMA.SPI2.CS0, LSIO.GPIO3.IO10 */ 126 /* DMA.SPI2.CS1, AUD.SAI0.TXFS, LSIO.GPIO3.IO11 */ 127 /* AUD.SAI1.RXC, AUD.SAI0.TXD, LSIO.GPIO3.IO12 */ 128 /* AUD.SAI1.RXD, AUD.SAI0.TXFS, LSIO.GPIO3.IO13 */ 129 /* AUD.SAI1.RXFS, AUD.SAI0.RXD, LSIO.GPIO3.IO14 */ 130 /* AUD.SAI1.TXC, AUD.SAI0.TXC, LSIO.GPIO3.IO15 */ 131 /* AUD.SAI1.TXD, AUD.SAI1.RXC, LSIO.GPIO3.IO16 */ 132 /* AUD.SAI1.TXFS, AUD.SAI1.RXFS, LSIO.GPIO3.IO17 */ 133 /* */ 134 /* DMA.ADC1.IN3, DMA.SPI1.CS1, LSIO.KPP0.ROW3, LSIO.GPIO3.IO25 */ 135 /* DMA.ADC1.IN2, DMA.SPI1.CS0, LSIO.KPP0.ROW2, LSIO.GPIO3.IO24 */ 136 /* DMA.ADC1.IN1, DMA.SPI1.SDI, LSIO.KPP0.ROW1, LSIO.GPIO3.IO23 */ 137 /* DMA.ADC1.IN0, DMA.SPI1.SDO, LSIO.KPP0.ROW0, LSIO.GPIO3.IO22 */ 138 /* DMA.ADC0.IN3, DMA.SPI1.SCK, LSIO.KPP0.COL3, LSIO.GPIO3.IO21 */ 139 /* DMA.ADC0.IN2, LSIO.KPP0.COL2, LSIO.GPIO3.IO20 */ 140 /* DMA.ADC0.IN1, LSIO.KPP0.COL1, LSIO.GPIO3.IO19 */ 141 /* DMA.ADC0.IN0, LSIO.KPP0.COL0, LSIO.GPIO3.IO18 */ 142 /* CONN.MLB.SIG, AUD.SAI3.RXC, LSIO.GPIO3.IO26 */ 143 /* CONN.MLB.CLK, AUD.SAI3.RXFS, LSIO.GPIO3.IO27 */ 144 /* CONN.MLB.DATA, AUD.SAI3.RXD, LSIO.GPIO3.IO28 */ 145 /* */ 146 /* DMA.FLEXCAN0.RX, LSIO.GPIO3.IO29 */ 147 /* DMA.FLEXCAN0.TX, LSIO.GPIO3.IO30 */ 148 /* DMA.FLEXCAN1.RX, LSIO.GPIO3.IO31 */ 149 /* DMA.FLEXCAN1.TX, LSIO.GPIO4.IO00 */ 150 /* DMA.FLEXCAN2.RX, LSIO.GPIO4.IO01 */ 151 /* DMA.FLEXCAN2.TX, LSIO.GPIO4.IO02 */ 152 /* */ 153 /* DMA.I2C1.SCL, CONN.USB_OTG1.PWR, LSIO.GPIO4.IO03 */ 154 /* DMA.I2C1.SCL, CONN.USB_OTG2.PWR, LSIO.GPIO4.IO04 */ 155 /* DMA.I2C1.SDA, CONN.USB_OTG1.OC, LSIO.GPIO4.IO05 */ 156 /* DMA.I2C1.SDA, CONN.USB_OTG2.OC, LSIO.GPIO4.IO06 */ 157 /* */ 158 /* CONN.USDHC1.RESET_B, LSIO.GPIO4.IO07 */ 159 /* CONN.USDHC1.VSELECT, LSIO.GPIO4.IO08 */ 160 /* CONN.USDHC2.RESET_B, LSIO.GPIO4.IO09 */ 161 /* CONN.USDHC2.VSELECT, LSIO.GPIO4.IO10 */ 162 /* CONN.USDHC2.WP, LSIO.GPIO4.IO11 */ 163 /* CONN.USDHC2.CD_B, LSIO.GPIO4.IO12 */ 164 /* */ 165 /* CONN.ENET0.MDIO, DMA.I2C4.SDA, LSIO.GPIO4.IO13 */ 166 /* CONN.ENET0.MDC, DMA.I2C4.SCL, LSIO.GPIO4.IO14 */ 167 /* CONN.ENET0.REFCLK_125M_25M, CONN.ENET0.PPS, LSIO.GPIO4.IO15 */ 168 /* CONN.ENET1.REFCLK_125M_25M, CONN.ENET1.PPS, LSIO.GPIO4.IO16 */ 169 /* CONN.ENET1.MDIO, DMA.I2C4.SDA, LSIO.GPIO4.IO17 */ 170 /* CONN.ENET1.MDC, DMA.I2C4.SCL, LSIO.GPIO4.IO18 */ 171 /* */ 172 /* LSIO.QSPI1A.SS0_B, LSIO.GPIO4.IO19 */ 173 /* LSIO.QSPI1A.SS1_B, LSIO.QSPI1A.SCLK2, LSIO.GPIO4.IO20 */ 174 /* LSIO.QSPI1A.SCLK, LSIO.GPIO4.IO21 */ 175 /* LSIO.QSPI1A.DQS, LSIO.GPIO4.IO22 */ 176 /* LSIO.QSPI1A.DATA3, DMA.I2C1.SDA, CONN.USB_OTG1.OC, LSIO.GPIO4.IO23 */ 177 /* LSIO.QSPI1A.DATA2, DMA.I2C1.SCL, CONN.USB_OTG2.PWR, LSIO.GPIO4.IO24 */ 178 /* LSIO.QSPI1A.DATA1, DMA.I2C1.SDA, CONN.USB_OTG2.OC, LSIO.GPIO4.IO25 */ 179 /* LSIO.QSPI1A.DATA0, LSIO.GPIO4.IO26 */ 180 /* */ 181 /* LSIO.QSPI0A.DATA0 */ 182 /* LSIO.QSPI0A.DATA1 */ 183 /* LSIO.QSPI0A.DATA2 */ 184 /* LSIO.QSPI0A.DATA3 */ 185 /* LSIO.QSPI0A.DQS */ 186 /* LSIO.QSPI0A.SS0_B */ 187 /* LSIO.QSPI0A.SS1_B, LSIO.QSPI0A.SCLK2 */ 188 /* LSIO.QSPI0A.SCLK */ 189 /* LSIO.QSPI0B.SCLK */ 190 /* LSIO.QSPI0B.DATA0 */ 191 /* LSIO.QSPI0B.DATA1 */ 192 /* LSIO.QSPI0B.DATA2 */ 193 /* LSIO.QSPI0B.DATA3 */ 194 /* LSIO.QSPI0B.DQS */ 195 /* LSIO.QSPI0B.SS0_B */ 196 /* LSIO.QSPI0B.SS1_B, LSIO.QSPI0B.SCLK2 */ 197 /* */ 198 /* HSIO.PCIE0.CLKREQ_B, LSIO.GPIO4.IO27 */ 199 /* HSIO.PCIE0.WAKE_B, LSIO.GPIO4.IO28 */ 200 /* HSIO.PCIE0.PERST_B, LSIO.GPIO4.IO29 */ 201 /* HSIO.PCIE1.CLKREQ_B, DMA.I2C1.SDA, CONN.USB_OTG2.OC, LSIO.GPIO4.IO30 */ 202 /* HSIO.PCIE1.WAKE_B, DMA.I2C1.SCL, CONN.USB_OTG2.PWR, LSIO.GPIO4.IO31 */ 203 /* HSIO.PCIE1.PERST_B, DMA.I2C1.SCL, CONN.USB_OTG1.PWR, LSIO.GPIO5.IO00 */ 204 /* */ 205 /* CONN.USB_HSIC0.DATA, DMA.I2C1.SDA, LSIO.GPIO5.IO01 */ 206 /* CONN.USB_HSIC0.STROBE, DMA.I2C1.SCL, LSIO.GPIO5.IO02 */ 207 /* */ 208 /* */ 209 /* CONN.EMMC0.CLK, CONN.NAND.READY_B */ 210 /* CONN.EMMC0.CMD, CONN.NAND.DQS, AUD.MQS.R, LSIO.GPIO5.IO03 */ 211 /* CONN.EMMC0.DATA0, CONN.NAND.DATA00, LSIO.GPIO5.IO04 */ 212 /* CONN.EMMC0.DATA1, CONN.NAND.DATA01, LSIO.GPIO5.IO05 */ 213 /* CONN.EMMC0.DATA2, CONN.NAND.DATA02, LSIO.GPIO5.IO06 */ 214 /* CONN.EMMC0.DATA3, CONN.NAND.DATA03, LSIO.GPIO5.IO07 */ 215 /* CONN.EMMC0.DATA4, CONN.NAND.DATA04, LSIO.GPIO5.IO08 */ 216 /* CONN.EMMC0.DATA5, CONN.NAND.DATA05, LSIO.GPIO5.IO09 */ 217 /* CONN.EMMC0.DATA6, CONN.NAND.DATA06, LSIO.GPIO5.IO10 */ 218 /* CONN.EMMC0.DATA7, CONN.NAND.DATA07, LSIO.GPIO5.IO11 */ 219 /* CONN.EMMC0.STROBE, CONN.NAND.CLE, LSIO.GPIO5.IO12 */ 220 /* CONN.EMMC0.RESET_B, CONN.NAND.WP_B, CONN.USDHC1.VSELECT, LSIO.GPIO5.IO13 */ 221 /* */ 222 /* CONN.USDHC1.CLK, AUD.MQS.R */ 223 /* CONN.USDHC1.CMD, AUD.MQS.L, LSIO.GPIO5.IO14 */ 224 /* CONN.USDHC1.DATA0, CONN.NAND.RE_N, LSIO.GPIO5.IO15 */ 225 /* CONN.USDHC1.DATA1, CONN.NAND.RE_P, LSIO.GPIO5.IO16 */ 226 /* */ 227 /* CONN.USDHC1.DATA2, CONN.NAND.DQS_N, LSIO.GPIO5.IO17 */ 228 /* CONN.USDHC1.DATA3, CONN.NAND.DQS_P, LSIO.GPIO5.IO18 */ 229 /* */ 230 /* CONN.USDHC1.DATA4, CONN.NAND.CE0_B, AUD.MQS.R, LSIO.GPIO5.IO19 */ 231 /* CONN.USDHC1.DATA5, CONN.NAND.RE_B, AUD.MQS.L, LSIO.GPIO5.IO20 */ 232 /* CONN.USDHC1.DATA6, CONN.NAND.WE_B, CONN.USDHC1.WP, LSIO.GPIO5.IO21 */ 233 /* CONN.USDHC1.DATA7, CONN.NAND.ALE, CONN.USDHC1.CD_B, LSIO.GPIO5.IO22 */ 234 /* CONN.USDHC1.STROBE, CONN.NAND.CE1_B, CONN.USDHC1.RESET_B, LSIO.GPIO5.IO23 */ 235 /* */ 236 /* CONN.USDHC2.CLK, AUD.MQS.R, LSIO.GPIO5.IO24 */ 237 /* CONN.USDHC2.CMD, AUD.MQS.L, LSIO.GPIO5.IO25 */ 238 /* CONN.USDHC2.DATA0, DMA.UART4.RX, LSIO.GPIO5.IO26 */ 239 /* CONN.USDHC2.DATA1, DMA.UART4.TX, LSIO.GPIO5.IO27 */ 240 /* CONN.USDHC2.DATA2, DMA.UART4.CTS_B, LSIO.GPIO5.IO28 */ 241 /* CONN.USDHC2.DATA3, DMA.UART4.RTS_B, LSIO.GPIO5.IO29 */ 242 /* */ 243 /* CONN.ENET0.RGMII_TXC, CONN.ENET0.RCLK50M_OUT, CONN.ENET0.RCLK50M_IN, LSIO.GPIO5.IO30 */ 244 /* CONN.ENET0.RGMII_TX_CTL, LSIO.GPIO5.IO31 */ 245 /* CONN.ENET0.RGMII_TXD0, LSIO.GPIO6.IO00 */ 246 /* CONN.ENET0.RGMII_TXD1, LSIO.GPIO6.IO01 */ 247 /* CONN.ENET0.RGMII_TXD2, DMA.UART3.TX, VPU.TSI_S1.VID, LSIO.GPIO6.IO02 */ 248 /* CONN.ENET0.RGMII_TXD3, DMA.UART3.RTS_B, VPU.TSI_S1.SYNC, LSIO.GPIO6.IO03 */ 249 /* CONN.ENET0.RGMII_RXC, DMA.UART3.CTS_B, VPU.TSI_S1.DATA, LSIO.GPIO6.IO04 */ 250 /* CONN.ENET0.RGMII_RX_CTL, VPU.TSI_S0.VID, LSIO.GPIO6.IO05 */ 251 /* CONN.ENET0.RGMII_RXD0, VPU.TSI_S0.SYNC, LSIO.GPIO6.IO06 */ 252 /* CONN.ENET0.RGMII_RXD1, VPU.TSI_S0.DATA, LSIO.GPIO6.IO07 */ 253 /* CONN.ENET0.RGMII_RXD2, CONN.ENET0.RMII_RX_ER, VPU.TSI_S0.CLK, LSIO.GPIO6.IO08 */ 254 /* CONN.ENET0.RGMII_RXD3, DMA.UART3.RX, VPU.TSI_S1.CLK, LSIO.GPIO6.IO09 */ 255 /* */ 256 /* CONN.ENET1.RGMII_TXC, CONN.ENET1.RCLK50M_OUT, CONN.ENET1.RCLK50M_IN, LSIO.GPIO6.IO10 */ 257 /* CONN.ENET1.RGMII_TX_CTL, LSIO.GPIO6.IO11 */ 258 /* CONN.ENET1.RGMII_TXD0, LSIO.GPIO6.IO12 */ 259 /* CONN.ENET1.RGMII_TXD1, LSIO.GPIO6.IO13 */ 260 /* CONN.ENET1.RGMII_TXD2, DMA.UART3.TX, VPU.TSI_S1.VID, LSIO.GPIO6.IO14 */ 261 /* CONN.ENET1.RGMII_TXD3, DMA.UART3.RTS_B, VPU.TSI_S1.SYNC, LSIO.GPIO6.IO15 */ 262 /* CONN.ENET1.RGMII_RXC, DMA.UART3.CTS_B, VPU.TSI_S1.DATA, LSIO.GPIO6.IO16 */ 263 /* CONN.ENET1.RGMII_RX_CTL, VPU.TSI_S0.VID, LSIO.GPIO6.IO17 */ 264 /* CONN.ENET1.RGMII_RXD0, VPU.TSI_S0.SYNC, LSIO.GPIO6.IO18 */ 265 /* CONN.ENET1.RGMII_RXD1, VPU.TSI_S0.DATA, LSIO.GPIO6.IO19 */ 266 /* CONN.ENET1.RGMII_RXD2, CONN.ENET1.RMII_RX_ER, VPU.TSI_S0.CLK, LSIO.GPIO6.IO20 */ 267 /* CONN.ENET1.RGMII_RXD3, DMA.UART3.RX, VPU.TSI_S1.CLK, LSIO.GPIO6.IO21 */ 268 /* */ SC_P_SIM0_CLK 0 SC_P_SIM0_CLK 3 SC_P_SIM0_RST 0 SC_P_SIM0_RST 3 SC_P_SIM0_IO 0 SC_P_SIM0_IO 3 SC_P_SIM0_PD 0 SC_P_SIM0_PD 1 SC_P_SIM0_PD 3 SC_P_SIM0_POWER_EN 0 SC_P_SIM0_POWER_EN 1 SC_P_SIM0_POWER_EN 3 SC_P_SIM0_GPIO0_00 0 SC_P_SIM0_GPIO0_00 3 SC_P_M40_I2C0_SCL 0 SC_P_M40_I2C0_SCL 1 SC_P_M40_I2C0_SCL 2 SC_P_M40_I2C0_SCL 3 SC_P_M40_I2C0_SDA 0 SC_P_M40_I2C0_SDA 1 SC_P_M40_I2C0_SDA 2 SC_P_M40_I2C0_SDA 3 SC_P_M40_GPIO0_00 0 SC_P_M40_GPIO0_00 1 SC_P_M40_GPIO0_00 2 SC_P_M40_GPIO0_00 3 SC_P_M40_GPIO0_01 0 SC_P_M40_GPIO0_01 1 SC_P_M40_GPIO0_01 2 SC_P_M40_GPIO0_01 3 SC_P_M41_I2C0_SCL 0 SC_P_M41_I2C0_SCL 1 SC_P_M41_I2C0_SCL 2 SC_P_M41_I2C0_SCL 3 SC_P_M41_I2C0_SDA 0 SC_P_M41_I2C0_SDA 1 SC_P_M41_I2C0_SDA 2 SC_P_M41_I2C0_SDA 3 SC_P_M41_GPIO0_00 0 SC_P_M41_GPIO0_00 1 SC_P_M41_GPIO0_00 2 SC_P_M41_GPIO0_00 3 SC_P_M41_GPIO0_01 0 SC_P_M41_GPIO0_01 1 SC_P_M41_GPIO0_01 2 SC_P_M41_GPIO0_01 3 SC_P_GPT0_CLK 0 SC_P_GPT0_CLK 1 SC_P_GPT0_CLK 2 SC_P_GPT0_CLK 3 SC_P_GPT0_CAPTURE 0 SC_P_GPT0_CAPTURE 1 SC_P_GPT0_CAPTURE 2 SC_P_GPT0_CAPTURE 3 SC_P_GPT0_COMPARE 0 SC_P_GPT0_COMPARE 1 SC_P_GPT0_COMPARE 2 SC_P_GPT0_COMPARE 3 SC_P_GPT1_CLK 0 SC_P_GPT1_CLK 1 SC_P_GPT1_CLK 2 SC_P_GPT1_CLK 3 SC_P_GPT1_CAPTURE 0 SC_P_GPT1_CAPTURE 1 SC_P_GPT1_CAPTURE 2 SC_P_GPT1_CAPTURE 3 SC_P_GPT1_COMPARE 0 SC_P_GPT1_COMPARE 1 SC_P_GPT1_COMPARE 2 SC_P_GPT1_COMPARE 3 SC_P_UART0_RX 0 SC_P_UART0_RX 1 SC_P_UART0_RX 3 SC_P_UART0_TX 0 SC_P_UART0_TX 1 SC_P_UART0_TX 3 SC_P_UART0_RTS_B 0 SC_P_UART0_RTS_B 1 SC_P_UART0_RTS_B 2 SC_P_UART0_RTS_B 3 SC_P_UART0_CTS_B 0 SC_P_UART0_CTS_B 1 SC_P_UART0_CTS_B 2 SC_P_UART0_CTS_B 3 SC_P_UART1_TX 0 SC_P_UART1_TX 1 SC_P_UART1_TX 3 SC_P_UART1_RX 0 SC_P_UART1_RX 1 SC_P_UART1_RX 3 SC_P_UART1_RTS_B 0 SC_P_UART1_RTS_B 1 SC_P_UART1_RTS_B 2 SC_P_UART1_RTS_B 3 SC_P_UART1_CTS_B 0 SC_P_UART1_CTS_B 1 SC_P_UART1_CTS_B 2 SC_P_UART1_CTS_B 3 _IOXX_PMIC_MEMC_ON SC_P_SCU_PMIC_MEMC_ON 0 SC_P_SCU_WDOG_OUT 0 SC_P_PMIC_I2C_SDA 0 SC_P_PMIC_I2C_SCL 0 C_EARLY_WARNING SC_P_PMIC_EARLY_WARNING 0 SC_P_PMIC_INT_B 0 SC_P_SCU_GPIO0_00 0 SC_P_SCU_GPIO0_00 1 SC_P_SCU_GPIO0_00 3 SC_P_SCU_GPIO0_01 0 SC_P_SCU_GPIO0_01 1 SC_P_SCU_GPIO0_01 3 SC_P_SCU_GPIO0_02 0 X_PMIC_GPU0_ON SC_P_SCU_GPIO0_02 1 SC_P_SCU_GPIO0_02 3 SC_P_SCU_GPIO0_03 0 X_PMIC_GPU1_ON SC_P_SCU_GPIO0_03 1 SC_P_SCU_GPIO0_03 3 SC_P_SCU_GPIO0_04 0 SC_P_SCU_GPIO0_04 1 SC_P_SCU_GPIO0_04 3 SC_P_SCU_GPIO0_05 0 SC_P_SCU_GPIO0_05 1 SC_P_SCU_GPIO0_05 3 SC_P_SCU_GPIO0_06 0 SC_P_SCU_GPIO0_06 1 SC_P_SCU_GPIO0_06 3 SC_P_SCU_GPIO0_07 0 SC_P_SCU_GPIO0_07 1 LOCK_OUTPUT_32K SC_P_SCU_GPIO0_07 2 SC_P_SCU_GPIO0_07 3 SC_P_SCU_BOOT_MODE0 0 SC_P_SCU_BOOT_MODE1 0 SC_P_SCU_BOOT_MODE2 0 SC_P_SCU_BOOT_MODE3 0 SC_P_SCU_BOOT_MODE4 0 SC_P_SCU_BOOT_MODE4 1 SC_P_SCU_BOOT_MODE5 0 SC_P_SCU_BOOT_MODE5 1 SC_P_LVDS0_GPIO00 0 SC_P_LVDS0_GPIO00 1 SC_P_LVDS0_GPIO00 3 SC_P_LVDS0_GPIO01 0 SC_P_LVDS0_GPIO01 3 SC_P_LVDS0_I2C0_SCL 0 SC_P_LVDS0_I2C0_SCL 1 SC_P_LVDS0_I2C0_SCL 3 SC_P_LVDS0_I2C0_SDA 0 SC_P_LVDS0_I2C0_SDA 1 SC_P_LVDS0_I2C0_SDA 3 SC_P_LVDS0_I2C1_SCL 0 SC_P_LVDS0_I2C1_SCL 1 SC_P_LVDS0_I2C1_SCL 3 SC_P_LVDS0_I2C1_SDA 0 SC_P_LVDS0_I2C1_SDA 1 SC_P_LVDS0_I2C1_SDA 3 SC_P_LVDS1_GPIO00 0 SC_P_LVDS1_GPIO00 1 SC_P_LVDS1_GPIO00 3 SC_P_LVDS1_GPIO01 0 SC_P_LVDS1_GPIO01 3 SC_P_LVDS1_I2C0_SCL 0 SC_P_LVDS1_I2C0_SCL 1 SC_P_LVDS1_I2C0_SCL 3 SC_P_LVDS1_I2C0_SDA 0 SC_P_LVDS1_I2C0_SDA 1 SC_P_LVDS1_I2C0_SDA 3 SC_P_LVDS1_I2C1_SCL 0 SC_P_LVDS1_I2C1_SCL 1 SC_P_LVDS1_I2C1_SCL 3 SC_P_LVDS1_I2C1_SDA 0 SC_P_LVDS1_I2C1_SDA 1 SC_P_LVDS1_I2C1_SDA 3 SC_P_MIPI_DSI0_I2C0_SCL 0 SC_P_MIPI_DSI0_I2C0_SCL 3 SC_P_MIPI_DSI0_I2C0_SDA 0 SC_P_MIPI_DSI0_I2C0_SDA 3 SC_P_MIPI_DSI0_GPIO0_00 0 SC_P_MIPI_DSI0_GPIO0_00 1 SC_P_MIPI_DSI0_GPIO0_00 3 SC_P_MIPI_DSI0_GPIO0_01 0 SC_P_MIPI_DSI0_GPIO0_01 3 SC_P_MIPI_DSI1_I2C0_SCL 0 SC_P_MIPI_DSI1_I2C0_SCL 3 SC_P_MIPI_DSI1_I2C0_SDA 0 SC_P_MIPI_DSI1_I2C0_SDA 3 SC_P_MIPI_DSI1_GPIO0_00 0 SC_P_MIPI_DSI1_GPIO0_00 1 SC_P_MIPI_DSI1_GPIO0_00 3 SC_P_MIPI_DSI1_GPIO0_01 0 SC_P_MIPI_DSI1_GPIO0_01 3 I0_ACM_MCLK_OUT SC_P_MIPI_CSI0_MCLK_OUT 0 SC_P_MIPI_CSI0_MCLK_OUT 3 SC_P_MIPI_CSI0_I2C0_SCL 0 SC_P_MIPI_CSI0_I2C0_SCL 3 SC_P_MIPI_CSI0_I2C0_SDA 0 SC_P_MIPI_CSI0_I2C0_SDA 3 SC_P_MIPI_CSI0_GPIO0_00 0 SC_P_MIPI_CSI0_GPIO0_00 1 SC_P_MIPI_CSI0_GPIO0_00 2 SC_P_MIPI_CSI0_GPIO0_00 3 SC_P_MIPI_CSI0_GPIO0_01 0 SC_P_MIPI_CSI0_GPIO0_01 1 SC_P_MIPI_CSI0_GPIO0_01 2 SC_P_MIPI_CSI0_GPIO0_01 3 I1_ACM_MCLK_OUT SC_P_MIPI_CSI1_MCLK_OUT 0 SC_P_MIPI_CSI1_MCLK_OUT 3 SC_P_MIPI_CSI1_GPIO0_00 0 SC_P_MIPI_CSI1_GPIO0_00 1 SC_P_MIPI_CSI1_GPIO0_00 3 SC_P_MIPI_CSI1_GPIO0_01 0 SC_P_MIPI_CSI1_GPIO0_01 1 SC_P_MIPI_CSI1_GPIO0_01 3 SC_P_MIPI_CSI1_I2C0_SCL 0 SC_P_MIPI_CSI1_I2C0_SCL 3 SC_P_MIPI_CSI1_I2C0_SDA 0 SC_P_MIPI_CSI1_I2C0_SDA 3 SC_P_HDMI_TX0_TS_SCL 0 SC_P_HDMI_TX0_TS_SCL 1 SC_P_HDMI_TX0_TS_SCL 3 SC_P_HDMI_TX0_TS_SDA 0 SC_P_HDMI_TX0_TS_SDA 1 SC_P_HDMI_TX0_TS_SDA 3 SC_P_ESAI1_FSR 0 SC_P_ESAI1_FSR 3 SC_P_ESAI1_FST 0 SC_P_ESAI1_FST 1 SC_P_ESAI1_FST 3 SC_P_ESAI1_SCKR 0 SC_P_ESAI1_SCKR 3 SC_P_ESAI1_SCKT 0 SC_P_ESAI1_SCKT 1 SC_P_ESAI1_SCKT 2 SC_P_ESAI1_SCKT 3 SC_P_ESAI1_TX0 0 SC_P_ESAI1_TX0 1 SC_P_ESAI1_TX0 2 SC_P_ESAI1_TX0 3 SC_P_ESAI1_TX1 0 SC_P_ESAI1_TX1 1 SC_P_ESAI1_TX1 2 SC_P_ESAI1_TX1 3 SC_P_ESAI1_TX2_RX3 0 SC_P_ESAI1_TX2_RX3 1 SC_P_ESAI1_TX2_RX3 3 SC_P_ESAI1_TX3_RX2 0 SC_P_ESAI1_TX3_RX2 1 SC_P_ESAI1_TX3_RX2 3 SC_P_ESAI1_TX4_RX1 0 SC_P_ESAI1_TX4_RX1 3 SC_P_ESAI1_TX5_RX0 0 SC_P_ESAI1_TX5_RX0 3 SC_P_SPDIF0_RX 0 SC_P_SPDIF0_RX 1 SC_P_SPDIF0_RX 2 SC_P_SPDIF0_RX 3 SC_P_SPDIF0_TX 0 SC_P_SPDIF0_TX 1 SC_P_SPDIF0_TX 2 SC_P_SPDIF0_TX 3 SC_P_SPDIF0_EXT_CLK 0 SC_P_SPDIF0_EXT_CLK 1 SC_P_SPDIF0_EXT_CLK 3 SC_P_SPI3_SCK 0 SC_P_SPI3_SCK 3 SC_P_SPI3_SDO 0 SC_P_SPI3_SDO 1 SC_P_SPI3_SDO 3 SC_P_SPI3_SDI 0 SC_P_SPI3_SDI 1 SC_P_SPI3_SDI 3 SC_P_SPI3_CS0 0 SC_P_SPI3_CS0 1 SC_P_SPI3_CS0 3 SC_P_SPI3_CS1 0 SC_P_SPI3_CS1 3 SC_P_ESAI0_FSR 0 SC_P_ESAI0_FSR 3 SC_P_ESAI0_FST 0 SC_P_ESAI0_FST 3 SC_P_ESAI0_SCKR 0 SC_P_ESAI0_SCKR 3 SC_P_ESAI0_SCKT 0 SC_P_ESAI0_SCKT 3 SC_P_ESAI0_TX0 0 SC_P_ESAI0_TX0 3 SC_P_ESAI0_TX1 0 SC_P_ESAI0_TX1 3 SC_P_ESAI0_TX2_RX3 0 SC_P_ESAI0_TX2_RX3 3 SC_P_ESAI0_TX3_RX2 0 SC_P_ESAI0_TX3_RX2 3 SC_P_ESAI0_TX4_RX1 0 SC_P_ESAI0_TX4_RX1 3 SC_P_ESAI0_TX5_RX0 0 SC_P_ESAI0_TX5_RX0 3 SC_P_MCLK_IN0 0 SC_P_MCLK_IN0 1 SC_P_MCLK_IN0 2 SC_P_MCLK_IN0 3 SC_P_MCLK_OUT0 0 SC_P_MCLK_OUT0 1 SC_P_MCLK_OUT0 2 SC_P_MCLK_OUT0 3 SC_P_SPI0_SCK 0 SC_P_SPI0_SCK 1 SC_P_SPI0_SCK 3 SC_P_SPI0_SDO 0 SC_P_SPI0_SDO 1 SC_P_SPI0_SDO 3 SC_P_SPI0_SDI 0 SC_P_SPI0_SDI 1 SC_P_SPI0_SDI 3 SC_P_SPI0_CS0 0 SC_P_SPI0_CS0 1 SC_P_SPI0_CS0 3 SC_P_SPI0_CS1 0 SC_P_SPI0_CS1 1 SC_P_SPI0_CS1 3 SC_P_SPI2_SCK 0 SC_P_SPI2_SCK 3 SC_P_SPI2_SDO 0 SC_P_SPI2_SDO 3 SC_P_SPI2_SDI 0 SC_P_SPI2_SDI 3 SC_P_SPI2_CS0 0 SC_P_SPI2_CS0 3 SC_P_SPI2_CS1 0 SC_P_SPI2_CS1 1 SC_P_SPI2_CS1 3 SC_P_SAI1_RXC 0 SC_P_SAI1_RXC 1 SC_P_SAI1_RXC 3 SC_P_SAI1_RXD 0 SC_P_SAI1_RXD 1 SC_P_SAI1_RXD 3 SC_P_SAI1_RXFS 0 SC_P_SAI1_RXFS 1 SC_P_SAI1_RXFS 3 SC_P_SAI1_TXC 0 SC_P_SAI1_TXC 1 SC_P_SAI1_TXC 3 SC_P_SAI1_TXD 0 SC_P_SAI1_TXD 1 SC_P_SAI1_TXD 3 SC_P_SAI1_TXFS 0 SC_P_SAI1_TXFS 1 SC_P_SAI1_TXFS 3 SC_P_ADC_IN7 0 SC_P_ADC_IN7 1 SC_P_ADC_IN7 2 SC_P_ADC_IN7 3 SC_P_ADC_IN6 0 SC_P_ADC_IN6 1 SC_P_ADC_IN6 2 SC_P_ADC_IN6 3 SC_P_ADC_IN5 0 SC_P_ADC_IN5 1 SC_P_ADC_IN5 2 SC_P_ADC_IN5 3 SC_P_ADC_IN4 0 SC_P_ADC_IN4 1 SC_P_ADC_IN4 2 SC_P_ADC_IN4 3 SC_P_ADC_IN3 0 SC_P_ADC_IN3 1 SC_P_ADC_IN3 2 SC_P_ADC_IN3 3 SC_P_ADC_IN2 0 SC_P_ADC_IN2 2 SC_P_ADC_IN2 3 SC_P_ADC_IN1 0 SC_P_ADC_IN1 2 SC_P_ADC_IN1 3 SC_P_ADC_IN0 0 SC_P_ADC_IN0 2 SC_P_ADC_IN0 3 SC_P_MLB_SIG 0 SC_P_MLB_SIG 1 SC_P_MLB_SIG 3 SC_P_MLB_CLK 0 SC_P_MLB_CLK 1 SC_P_MLB_CLK 3 SC_P_MLB_DATA 0 SC_P_MLB_DATA 1 SC_P_MLB_DATA 3 SC_P_FLEXCAN0_RX 0 SC_P_FLEXCAN0_RX 3 SC_P_FLEXCAN0_TX 0 SC_P_FLEXCAN0_TX 3 SC_P_FLEXCAN1_RX 0 SC_P_FLEXCAN1_RX 3 SC_P_FLEXCAN1_TX 0 SC_P_FLEXCAN1_TX 3 SC_P_FLEXCAN2_RX 0 SC_P_FLEXCAN2_RX 3 SC_P_FLEXCAN2_TX 0 SC_P_FLEXCAN2_TX 3 SC_P_USB_SS3_TC0 0 SC_P_USB_SS3_TC0 1 SC_P_USB_SS3_TC0 3 SC_P_USB_SS3_TC1 0 SC_P_USB_SS3_TC1 1 SC_P_USB_SS3_TC1 3 SC_P_USB_SS3_TC2 0 SC_P_USB_SS3_TC2 1 SC_P_USB_SS3_TC2 3 SC_P_USB_SS3_TC3 0 SC_P_USB_SS3_TC3 1 SC_P_USB_SS3_TC3 3 SC_P_USDHC1_RESET_B 0 SC_P_USDHC1_RESET_B 3 SC_P_USDHC1_VSELECT 0 SC_P_USDHC1_VSELECT 3 SC_P_USDHC2_RESET_B 0 SC_P_USDHC2_RESET_B 3 SC_P_USDHC2_VSELECT 0 SC_P_USDHC2_VSELECT 3 SC_P_USDHC2_WP 0 SC_P_USDHC2_WP 3 SC_P_USDHC2_CD_B 0 SC_P_USDHC2_CD_B 3 SC_P_ENET0_MDIO 0 SC_P_ENET0_MDIO 1 SC_P_ENET0_MDIO 3 SC_P_ENET0_MDC 0 SC_P_ENET0_MDC 1 SC_P_ENET0_MDC 3 _ENET0_REFCLK_125M_25M SC_P_ENET0_REFCLK_125M_25M 0 SC_P_ENET0_REFCLK_125M_25M 1 SC_P_ENET0_REFCLK_125M_25M 3 _ENET1_REFCLK_125M_25M SC_P_ENET1_REFCLK_125M_25M 0 SC_P_ENET1_REFCLK_125M_25M 1 SC_P_ENET1_REFCLK_125M_25M 3 SC_P_ENET1_MDIO 0 SC_P_ENET1_MDIO 1 SC_P_ENET1_MDIO 3 SC_P_ENET1_MDC 0 SC_P_ENET1_MDC 1 SC_P_ENET1_MDC 3 SC_P_QSPI1A_SS0_B 0 SC_P_QSPI1A_SS0_B 3 SC_P_QSPI1A_SS1_B 0 SC_P_QSPI1A_SS1_B 1 SC_P_QSPI1A_SS1_B 3 SC_P_QSPI1A_SCLK 0 SC_P_QSPI1A_SCLK 3 SC_P_QSPI1A_DQS 0 SC_P_QSPI1A_DQS 3 SC_P_QSPI1A_DATA3 0 SC_P_QSPI1A_DATA3 1 SC_P_QSPI1A_DATA3 2 SC_P_QSPI1A_DATA3 3 SC_P_QSPI1A_DATA2 0 SC_P_QSPI1A_DATA2 1 SC_P_QSPI1A_DATA2 2 SC_P_QSPI1A_DATA2 3 SC_P_QSPI1A_DATA1 0 SC_P_QSPI1A_DATA1 1 SC_P_QSPI1A_DATA1 2 SC_P_QSPI1A_DATA1 3 SC_P_QSPI1A_DATA0 0 SC_P_QSPI1A_DATA0 3 SC_P_QSPI0A_DATA0 0 SC_P_QSPI0A_DATA1 0 SC_P_QSPI0A_DATA2 0 SC_P_QSPI0A_DATA3 0 SC_P_QSPI0A_DQS 0 SC_P_QSPI0A_SS0_B 0 SC_P_QSPI0A_SS1_B 0 SC_P_QSPI0A_SS1_B 1 SC_P_QSPI0A_SCLK 0 SC_P_QSPI0B_SCLK 0 SC_P_QSPI0B_DATA0 0 SC_P_QSPI0B_DATA1 0 SC_P_QSPI0B_DATA2 0 SC_P_QSPI0B_DATA3 0 SC_P_QSPI0B_DQS 0 SC_P_QSPI0B_SS0_B 0 SC_P_QSPI0B_SS1_B 0 SC_P_QSPI0B_SS1_B 1 SC_P_PCIE_CTRL0_CLKREQ_B 0 SC_P_PCIE_CTRL0_CLKREQ_B 3 SC_P_PCIE_CTRL0_WAKE_B 0 SC_P_PCIE_CTRL0_WAKE_B 3 SC_P_PCIE_CTRL0_PERST_B 0 SC_P_PCIE_CTRL0_PERST_B 3 SC_P_PCIE_CTRL1_CLKREQ_B 0 SC_P_PCIE_CTRL1_CLKREQ_B 1 SC_P_PCIE_CTRL1_CLKREQ_B 2 SC_P_PCIE_CTRL1_CLKREQ_B 3 SC_P_PCIE_CTRL1_WAKE_B 0 SC_P_PCIE_CTRL1_WAKE_B 1 SC_P_PCIE_CTRL1_WAKE_B 2 SC_P_PCIE_CTRL1_WAKE_B 3 SC_P_PCIE_CTRL1_PERST_B 0 SC_P_PCIE_CTRL1_PERST_B 1 SC_P_PCIE_CTRL1_PERST_B 2 SC_P_PCIE_CTRL1_PERST_B 3 SC_P_USB_HSIC0_DATA 0 SC_P_USB_HSIC0_DATA 1 SC_P_USB_HSIC0_DATA 3 SC_P_USB_HSIC0_STROBE 0 SC_P_USB_HSIC0_STROBE 1 SC_P_USB_HSIC0_STROBE 3 SC_P_EMMC0_CLK 0 SC_P_EMMC0_CLK 1 SC_P_EMMC0_CMD 0 SC_P_EMMC0_CMD 1 SC_P_EMMC0_CMD 2 SC_P_EMMC0_CMD 3 SC_P_EMMC0_DATA0 0 SC_P_EMMC0_DATA0 1 SC_P_EMMC0_DATA0 3 SC_P_EMMC0_DATA1 0 SC_P_EMMC0_DATA1 1 SC_P_EMMC0_DATA1 3 SC_P_EMMC0_DATA2 0 SC_P_EMMC0_DATA2 1 SC_P_EMMC0_DATA2 3 SC_P_EMMC0_DATA3 0 SC_P_EMMC0_DATA3 1 SC_P_EMMC0_DATA3 3 SC_P_EMMC0_DATA4 0 SC_P_EMMC0_DATA4 1 SC_P_EMMC0_DATA4 3 SC_P_EMMC0_DATA5 0 SC_P_EMMC0_DATA5 1 SC_P_EMMC0_DATA5 3 SC_P_EMMC0_DATA6 0 SC_P_EMMC0_DATA6 1 SC_P_EMMC0_DATA6 3 SC_P_EMMC0_DATA7 0 SC_P_EMMC0_DATA7 1 SC_P_EMMC0_DATA7 3 SC_P_EMMC0_STROBE 0 SC_P_EMMC0_STROBE 1 SC_P_EMMC0_STROBE 3 SC_P_EMMC0_RESET_B 0 SC_P_EMMC0_RESET_B 1 SC_P_EMMC0_RESET_B 2 SC_P_EMMC0_RESET_B 3 SC_P_USDHC1_CLK 0 SC_P_USDHC1_CLK 1 SC_P_USDHC1_CMD 0 SC_P_USDHC1_CMD 1 SC_P_USDHC1_CMD 3 SC_P_USDHC1_DATA0 0 SC_P_USDHC1_DATA0 1 SC_P_USDHC1_DATA0 3 SC_P_USDHC1_DATA1 0 SC_P_USDHC1_DATA1 1 SC_P_USDHC1_DATA1 3 SC_P_USDHC1_DATA2 0 SC_P_USDHC1_DATA2 1 SC_P_USDHC1_DATA2 3 SC_P_USDHC1_DATA3 0 SC_P_USDHC1_DATA3 1 SC_P_USDHC1_DATA3 3 SC_P_USDHC1_DATA4 0 SC_P_USDHC1_DATA4 1 SC_P_USDHC1_DATA4 2 SC_P_USDHC1_DATA4 3 SC_P_USDHC1_DATA5 0 SC_P_USDHC1_DATA5 1 SC_P_USDHC1_DATA5 2 SC_P_USDHC1_DATA5 3 SC_P_USDHC1_DATA6 0 SC_P_USDHC1_DATA6 1 SC_P_USDHC1_DATA6 2 SC_P_USDHC1_DATA6 3 SC_P_USDHC1_DATA7 0 SC_P_USDHC1_DATA7 1 SC_P_USDHC1_DATA7 2 SC_P_USDHC1_DATA7 3 SC_P_USDHC1_STROBE 0 SC_P_USDHC1_STROBE 1 SC_P_USDHC1_STROBE 2 SC_P_USDHC1_STROBE 3 SC_P_USDHC2_CLK 0 SC_P_USDHC2_CLK 1 SC_P_USDHC2_CLK 3 SC_P_USDHC2_CMD 0 SC_P_USDHC2_CMD 1 SC_P_USDHC2_CMD 3 SC_P_USDHC2_DATA0 0 SC_P_USDHC2_DATA0 1 SC_P_USDHC2_DATA0 3 SC_P_USDHC2_DATA1 0 SC_P_USDHC2_DATA1 1 SC_P_USDHC2_DATA1 3 SC_P_USDHC2_DATA2 0 SC_P_USDHC2_DATA2 1 SC_P_USDHC2_DATA2 3 SC_P_USDHC2_DATA3 0 SC_P_USDHC2_DATA3 1 SC_P_USDHC2_DATA3 3 SC_P_ENET0_RGMII_TXC 0 SC_P_ENET0_RGMII_TXC 1 SC_P_ENET0_RGMII_TXC 2 SC_P_ENET0_RGMII_TXC 3 ET0_RGMII_TX_CTL SC_P_ENET0_RGMII_TX_CTL 0 SC_P_ENET0_RGMII_TX_CTL 3 SC_P_ENET0_RGMII_TXD0 0 SC_P_ENET0_RGMII_TXD0 3 SC_P_ENET0_RGMII_TXD1 0 SC_P_ENET0_RGMII_TXD1 3 SC_P_ENET0_RGMII_TXD2 0 SC_P_ENET0_RGMII_TXD2 1 SC_P_ENET0_RGMII_TXD2 2 SC_P_ENET0_RGMII_TXD2 3 SC_P_ENET0_RGMII_TXD3 0 SC_P_ENET0_RGMII_TXD3 1 SC_P_ENET0_RGMII_TXD3 2 SC_P_ENET0_RGMII_TXD3 3 SC_P_ENET0_RGMII_RXC 0 SC_P_ENET0_RGMII_RXC 1 SC_P_ENET0_RGMII_RXC 2 SC_P_ENET0_RGMII_RXC 3 ET0_RGMII_RX_CTL SC_P_ENET0_RGMII_RX_CTL 0 SC_P_ENET0_RGMII_RX_CTL 2 SC_P_ENET0_RGMII_RX_CTL 3 SC_P_ENET0_RGMII_RXD0 0 SC_P_ENET0_RGMII_RXD0 2 SC_P_ENET0_RGMII_RXD0 3 SC_P_ENET0_RGMII_RXD1 0 SC_P_ENET0_RGMII_RXD1 2 SC_P_ENET0_RGMII_RXD1 3 SC_P_ENET0_RGMII_RXD2 0 SC_P_ENET0_RGMII_RXD2 1 SC_P_ENET0_RGMII_RXD2 2 SC_P_ENET0_RGMII_RXD2 3 SC_P_ENET0_RGMII_RXD3 0 SC_P_ENET0_RGMII_RXD3 1 SC_P_ENET0_RGMII_RXD3 2 SC_P_ENET0_RGMII_RXD3 3 SC_P_ENET1_RGMII_TXC 0 SC_P_ENET1_RGMII_TXC 1 SC_P_ENET1_RGMII_TXC 2 SC_P_ENET1_RGMII_TXC 3 ET1_RGMII_TX_CTL SC_P_ENET1_RGMII_TX_CTL 0 SC_P_ENET1_RGMII_TX_CTL 3 SC_P_ENET1_RGMII_TXD0 0 SC_P_ENET1_RGMII_TXD0 3 SC_P_ENET1_RGMII_TXD1 0 SC_P_ENET1_RGMII_TXD1 3 SC_P_ENET1_RGMII_TXD2 0 SC_P_ENET1_RGMII_TXD2 1 SC_P_ENET1_RGMII_TXD2 2 SC_P_ENET1_RGMII_TXD2 3 SC_P_ENET1_RGMII_TXD3 0 SC_P_ENET1_RGMII_TXD3 1 SC_P_ENET1_RGMII_TXD3 2 SC_P_ENET1_RGMII_TXD3 3 SC_P_ENET1_RGMII_RXC 0 SC_P_ENET1_RGMII_RXC 1 SC_P_ENET1_RGMII_RXC 2 SC_P_ENET1_RGMII_RXC 3 ET1_RGMII_RX_CTL SC_P_ENET1_RGMII_RX_CTL 0 SC_P_ENET1_RGMII_RX_CTL 2 SC_P_ENET1_RGMII_RX_CTL 3 SC_P_ENET1_RGMII_RXD0 0 SC_P_ENET1_RGMII_RXD0 2 SC_P_ENET1_RGMII_RXD0 3 SC_P_ENET1_RGMII_RXD1 0 SC_P_ENET1_RGMII_RXD1 2 SC_P_ENET1_RGMII_RXD1 3 SC_P_ENET1_RGMII_RXD2 0 SC_P_ENET1_RGMII_RXD2 1 SC_P_ENET1_RGMII_RXD2 2 SC_P_ENET1_RGMII_RXD2 3 SC_P_ENET1_RGMII_RXD3 0 SC_P_ENET1_RGMII_RXD3 1 SC_P_ENET1_RGMII_RXD3 2 SC_P_ENET1_RGMII_RXD3 3 SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB 0 SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETA 0

-- 2.16.4

sbabic＠denx.de

26 Apr 26 Apr

11:45 a.m.

New subject: [U-Boot] [U-Boot, RESEND, 02/10] dt-bindings: pinctrl: add i.MX8QM pads definition

...

Add i.MX8QM pads definition Signed-off-by: Peng Fan peng.fan@nxp.com

Applied to u-boot-imx, master, thanks !

Best regards, Stefano Babic

-- ===================================================================== DENX Software Engineering GmbH, Managing Director: Wolfgang Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sbabic@denx.de =====================================================================

Peng Fan

5 Mar 5 Mar

3:32 a.m.

New subject: [U-Boot] [PATCH RESEND 03/10] dt-bindings: clock: dt-bindings: pinctrl: add i.MX8QM clocks definition

Add i.MX8QM clocks definition

Signed-off-by: Peng Fan peng.fan@nxp.com --- include/dt-bindings/clock/imx8qm-clock.h | 846 +++++++++++++++++++++++++++++++ 1 file changed, 846 insertions(+) create mode 100644 include/dt-bindings/clock/imx8qm-clock.h

diff --git a/include/dt-bindings/clock/imx8qm-clock.h b/include/dt-bindings/clock/imx8qm-clock.h new file mode 100644 index 0000000000..58de976e63 --- /dev/null +++ b/include/dt-bindings/clock/imx8qm-clock.h @@ -0,0 +1,846 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Copyright 2018 NXP + */ + +#ifndef __DT_BINDINGS_CLOCK_IMX8QM_H +#define __DT_BINDINGS_CLOCK_IMX8QM_H + +#define IMX8QM_CLK_DUMMY 0 + +#define IMX8QM_A53_DIV 1 +#define IMX8QM_A53_CLK 2 +#define IMX8QM_A72_DIV 3 +#define IMX8QM_A72_CLK 4 + +/* SC Clocks. */ +#define IMX8QM_SC_I2C_DIV 5 +#define IMX8QM_SC_I2C_CLK 6 +#define IMX8QM_SC_PID0_DIV 7 +#define IMX8QM_SC_PID0_CLK 8 +#define IMX8QM_SC_PIT_DIV 9 +#define IMX8QM_SC_PIT_CLK 10 +#define IMX8QM_SC_TPM_DIV 11 +#define IMX8QM_SC_TPM_CLK 12 +#define IMX8QM_SC_UART_DIV 13 +#define IMX8QM_SC_UART_CLK 14 + +/* LSIO */ +#define IMX8QM_PWM0_DIV 15 +#define IMX8QM_PWM0_CLK 16 +#define IMX8QM_PWM1_DIV 17 +#define IMX8QM_PWM1_CLK 18 +#define IMX8QM_PWM2_DIV 19 +#define IMX8QM_PWM2_CLK 20 +#define IMX8QM_PWM3_DIV 21 +#define IMX8QM_PWM3_CLK 22 +#define IMX8QM_PWM4_DIV 23 +#define IMX8QM_PWM4_CLK 24 +#define IMX8QM_PWM5_DIV 26 +#define IMX8QM_PWM5_CLK 27 +#define IMX8QM_PWM6_DIV 28 +#define IMX8QM_PWM6_CLK 29 +#define IMX8QM_PWM7_DIV 30 +#define IMX8QM_PWM7_CLK 31 +#define IMX8QM_FSPI0_DIV 32 +#define IMX8QM_FSPI0_CLK 33 +#define IMX8QM_FSPI1_DIV 34 +#define IMX8QM_FSPI1_CLK 35 +#define IMX8QM_GPT0_DIV 36 +#define IMX8QM_GPT0_CLK 37 +#define IMX8QM_GPT1_DIV 38 +#define IMX8QM_GPT1_CLK 39 +#define IMX8QM_GPT2_DIV 40 +#define IMX8QM_GPT2_CLK 41 +#define IMX8QM_GPT3_DIV 42 +#define IMX8QM_GPT3_CLK 43 +#define IMX8QM_GPT4_DIV 44 +#define IMX8QM_GPT4_CLK 45 + +/* Connectivity */ +#define IMX8QM_APBHDMA_CLK 46 +#define IMX8QM_GPMI_APB_CLK 47 +#define IMX8QM_GPMI_APB_BCH_CLK 48 +#define IMX8QM_GPMI_BCH_IO_DIV 49 +#define IMX8QM_GPMI_BCH_IO_CLK 50 +#define IMX8QM_GPMI_BCH_DIV 51 +#define IMX8QM_GPMI_BCH_CLK 52 +#define IMX8QM_SDHC0_IPG_CLK 53 +#define IMX8QM_SDHC0_DIV 54 +#define IMX8QM_SDHC0_CLK 55 +#define IMX8QM_SDHC1_IPG_CLK 56 +#define IMX8QM_SDHC1_DIV 57 +#define IMX8QM_SDHC1_CLK 58 +#define IMX8QM_SDHC2_IPG_CLK 59 +#define IMX8QM_SDHC2_DIV 60 +#define IMX8QM_SDHC2_CLK 61 +#define IMX8QM_USB2_OH_AHB_CLK 62 +#define IMX8QM_USB2_OH_IPG_S_CLK 63 +#define IMX8QM_USB2_OH_IPG_S_PL301_CLK 64 +#define IMX8QM_USB2_PHY_IPG_CLK 65 +#define IMX8QM_USB3_IPG_CLK 66 +#define IMX8QM_USB3_CORE_PCLK 67 +#define IMX8QM_USB3_PHY_CLK 68 +#define IMX8QM_USB3_ACLK_DIV 69 +#define IMX8QM_USB3_ACLK 70 +#define IMX8QM_USB3_BUS_DIV 71 +#define IMX8QM_USB3_BUS_CLK 72 +#define IMX8QM_USB3_LPM_DIV 73 +#define IMX8QM_USB3_LPM_CLK 74 +#define IMX8QM_ENET0_AHB_CLK 75 +#define IMX8QM_ENET0_IPG_S_CLK 76 +#define IMX8QM_ENET0_IPG_CLK 77 +#define IMX8QM_ENET0_RGMII_DIV 78 +#define IMX8QM_ENET0_RGMII_TX_CLK 79 +#define IMX8QM_ENET0_ROOT_DIV 80 +#define IMX8QM_ENET0_TX_CLK 81 +#define IMX8QM_ENET0_ROOT_CLK 82 +#define IMX8QM_ENET0_PTP_CLK 83 +#define IMX8QM_ENET0_BYPASS_DIV 84 +#define IMX8QM_ENET1_AHB_CLK 85 +#define IMX8QM_ENET1_IPG_S_CLK 86 +#define IMX8QM_ENET1_IPG_CLK 87 +#define IMX8QM_ENET1_RGMII_DIV 88 +#define IMX8QM_ENET1_RGMII_TX_CLK 89 +#define IMX8QM_ENET1_ROOT_DIV 90 +#define IMX8QM_ENET1_TX_CLK 91 +#define IMX8QM_ENET1_ROOT_CLK 92 +#define IMX8QM_ENET1_PTP_CLK 93 +#define IMX8QM_ENET1_BYPASS_DIV 94 +#define IMX8QM_MLB_CLK 95 +#define IMX8QM_MLB_HCLK 96 +#define IMX8QM_MLB_IPG_CLK 97 +#define IMX8QM_EDMA_CLK 98 +#define IMX8QM_EDMA_IPG_CLK 99 + +/* DMA */ +#define IMX8QM_SPI0_IPG_CLK 100 +#define IMX8QM_SPI0_DIV 101 +#define IMX8QM_SPI0_CLK 102 +#define IMX8QM_SPI1_IPG_CLK 103 +#define IMX8QM_SPI1_DIV 104 +#define IMX8QM_SPI1_CLK 105 +#define IMX8QM_SPI2_IPG_CLK 106 +#define IMX8QM_SPI2_DIV 107 +#define IMX8QM_SPI2_CLK 108 +#define IMX8QM_SPI3_IPG_CLK 109 +#define IMX8QM_SPI3_DIV 110 +#define IMX8QM_SPI3_CLK 111 +#define IMX8QM_UART0_IPG_CLK 112 +#define IMX8QM_UART0_DIV 113 +#define IMX8QM_UART0_CLK 114 +#define IMX8QM_UART1_IPG_CLK 115 +#define IMX8QM_UART1_DIV 116 +#define IMX8QM_UART1_CLK 117 +#define IMX8QM_UART2_IPG_CLK 118 +#define IMX8QM_UART2_DIV 119 +#define IMX8QM_UART2_CLK 120 +#define IMX8QM_UART3_IPG_CLK 121 +#define IMX8QM_UART3_DIV 122 +#define IMX8QM_UART3_CLK 123 +#define IMX8QM_UART4_IPG_CLK 124 +#define IMX8QM_UART4_DIV 125 +#define IMX8QM_EMVSIM0_IPG_CLK 126 +#define IMX8QM_UART4_CLK 127 +#define IMX8QM_EMVSIM0_DIV 128 +#define IMX8QM_EMVSIM0_CLK 129 +#define IMX8QM_EMVSIM1_IPG_CLK 130 +#define IMX8QM_EMVSIM1_DIV 131 +#define IMX8QM_EMVSIM1_CLK 132 +#define IMX8QM_CAN0_IPG_CHI_CLK 133 +#define IMX8QM_CAN0_IPG_CLK 134 +#define IMX8QM_CAN0_DIV 135 +#define IMX8QM_CAN0_CLK 136 +#define IMX8QM_CAN1_IPG_CHI_CLK 137 +#define IMX8QM_CAN1_IPG_CLK 138 +#define IMX8QM_CAN1_DIV 139 +#define IMX8QM_CAN1_CLK 140 +#define IMX8QM_CAN2_IPG_CHI_CLK 141 +#define IMX8QM_CAN2_IPG_CLK 142 +#define IMX8QM_CAN2_DIV 143 +#define IMX8QM_CAN2_CLK 144 +#define IMX8QM_I2C0_IPG_CLK 145 +#define IMX8QM_I2C0_DIV 146 +#define IMX8QM_I2C0_CLK 147 +#define IMX8QM_I2C1_IPG_CLK 148 +#define IMX8QM_I2C1_DIV 149 +#define IMX8QM_I2C1_CLK 150 +#define IMX8QM_I2C2_IPG_CLK 151 +#define IMX8QM_I2C2_DIV 152 +#define IMX8QM_I2C2_CLK 153 +#define IMX8QM_I2C3_IPG_CLK 154 +#define IMX8QM_I2C3_DIV 155 +#define IMX8QM_I2C3_CLK 156 +#define IMX8QM_I2C4_IPG_CLK 157 +#define IMX8QM_I2C4_DIV 158 +#define IMX8QM_I2C4_CLK 159 +#define IMX8QM_FTM0_IPG_CLK 160 +#define IMX8QM_FTM0_DIV 161 +#define IMX8QM_FTM0_CLK 162 +#define IMX8QM_FTM1_IPG_CLK 163 +#define IMX8QM_FTM1_DIV 164 +#define IMX8QM_FTM1_CLK 165 +#define IMX8QM_ADC0_IPG_CLK 166 +#define IMX8QM_ADC0_DIV 167 +#define IMX8QM_ADC0_CLK 168 +#define IMX8QM_ADC1_IPG_CLK 169 +#define IMX8QM_ADC1_DIV 170 +#define IMX8QM_ADC1_CLK 171 + +/* Audio */ +#define IMX8QM_AUD_PLL0_DIV 172 +#define IMX8QM_AUD_PLL0 173 +#define IMX8QM_AUD_PLL1_DIV 174 +#define IMX8QM_AUD_PLL1 175 +#define IMX8QM_AUD_AMIX_IPG 182 +#define IMX8QM_AUD_ESAI_0_IPG 183 +#define IMX8QM_AUD_ESAI_1_IPG 184 +#define IMX8QM_AUD_ESAI_0_EXTAL_IPG 185 +#define IMX8QM_AUD_ESAI_1_EXTAL_IPG 186 +#define IMX8QM_AUD_SAI_0_IPG 187 +#define IMX8QM_AUD_SAI_0_IPG_S 188 +#define IMX8QM_AUD_SAI_0_MCLK 189 +#define IMX8QM_AUD_SAI_1_IPG 190 +#define IMX8QM_AUD_SAI_1_IPG_S 191 +#define IMX8QM_AUD_SAI_1_MCLK 192 +#define IMX8QM_AUD_SAI_2_IPG 193 +#define IMX8QM_AUD_SAI_2_IPG_S 194 +#define IMX8QM_AUD_SAI_2_MCLK 195 +#define IMX8QM_AUD_SAI_3_IPG 196 +#define IMX8QM_AUD_SAI_3_IPG_S 197 +#define IMX8QM_AUD_SAI_3_MCLK 198 +#define IMX8QM_AUD_SAI_6_IPG 199 +#define IMX8QM_AUD_SAI_6_IPG_S 200 +#define IMX8QM_AUD_SAI_6_MCLK 201 +#define IMX8QM_AUD_SAI_7_IPG 202 +#define IMX8QM_AUD_SAI_7_IPG_S 203 +#define IMX8QM_AUD_SAI_7_MCLK 204 +#define IMX8QM_AUD_SAI_HDMIRX0_IPG 205 +#define IMX8QM_AUD_SAI_HDMIRX0_IPG_S 206 +#define IMX8QM_AUD_SAI_HDMIRX0_MCLK 207 +#define IMX8QM_AUD_SAI_HDMITX0_IPG 208 +#define IMX8QM_AUD_SAI_HDMITX0_IPG_S 209 +#define IMX8QM_AUD_SAI_HDMITX0_MCLK 210 +#define IMX8QM_AUD_MQS_IPG 211 +#define IMX8QM_AUD_MQS_HMCLK 212 +#define IMX8QM_AUD_GPT5_IPG_S 213 +#define IMX8QM_AUD_GPT5_CLKIN 214 +#define IMX8QM_AUD_GPT5_24M_CLK 215 +#define IMX8QM_AUD_GPT6_IPG_S 216 +#define IMX8QM_AUD_GPT6_CLKIN 217 +#define IMX8QM_AUD_GPT6_24M_CLK 218 +#define IMX8QM_AUD_GPT7_IPG_S 219 +#define IMX8QM_AUD_GPT7_CLKIN 220 +#define IMX8QM_AUD_GPT7_24M_CLK 221 +#define IMX8QM_AUD_GPT8_IPG_S 222 +#define IMX8QM_AUD_GPT8_CLKIN 223 +#define IMX8QM_AUD_GPT8_24M_CLK 224 +#define IMX8QM_AUD_GPT9_IPG_S 225 +#define IMX8QM_AUD_GPT9_CLKIN 226 +#define IMX8QM_AUD_GPT9_24M_CLK 227 +#define IMX8QM_AUD_GPT10_IPG_S 228 +#define IMX8QM_AUD_GPT10_CLKIN 229 +#define IMX8QM_AUD_GPT10_24M_CLK 230 +#define IMX8QM_AUD_ACM_AUD_PLL_CLK0_DIV 232 +#define IMX8QM_AUD_ACM_AUD_PLL_CLK0_CLK 233 +#define IMX8QM_AUD_ACM_AUD_PLL_CLK1_DIV 234 +#define IMX8QM_AUD_ACM_AUD_PLL_CLK1_CLK 235 +#define IMX8QM_AUD_ACM_AUD_REC_CLK0_DIV 236 +#define IMX8QM_AUD_ACM_AUD_REC_CLK0_CLK 237 +#define IMX8QM_AUD_ACM_AUD_REC_CLK1_DIV 238 +#define IMX8QM_AUD_ACM_AUD_REC_CLK1_CLK 239 +#define IMX8QM_AUD_MCLKOUT0 240 +#define IMX8QM_AUD_MCLKOUT1 241 +#define IMX8QM_AUD_SPDIF_0_TX_CLK 242 +#define IMX8QM_AUD_SPDIF_0_GCLKW 243 +#define IMX8QM_AUD_SPDIF_0_IPG_S 244 +#define IMX8QM_AUD_SPDIF_1_TX_CLK 245 +#define IMX8QM_AUD_SPDIF_1_GCLKW 246 +#define IMX8QM_AUD_SPDIF_1_IPG_S 247 +#define IMX8QM_AUD_ASRC_0_IPG 248 +#define IMX8QM_AUD_ASRC_0_MEM 249 +#define IMX8QM_AUD_ASRC_1_IPG 250 +#define IMX8QM_AUD_ASRC_1_MEM 251 + +/* VPU */ +#define IMX8QM_VPU_CORE_DIV 252 +#define IMX8QM_VPU_CORE_CLK 253 +#define IMX8QM_VPU_UART_DIV 254 +#define IMX8QM_VPU_UART_CLK 255 +#define IMX8QM_VPU_DDR_DIV 256 +#define IMX8QM_VPU_DDR_CLK 257 +#define IMX8QM_VPU_SYS_DIV 258 +#define IMX8QM_VPU_SYS_CLK 259 +#define IMX8QM_VPU_XUVI_DIV 260 +#define IMX8QM_VPU_XUVI_CLK 261 + +/* GPU Clocks. */ +#define IMX8QM_GPU0_CORE_DIV 262 +#define IMX8QM_GPU0_CORE_CLK 263 +#define IMX8QM_GPU0_SHADER_DIV 264 +#define IMX8QM_GPU0_SHADER_CLK 265 +#define IMX8QM_GPU1_CORE_DIV 266 +#define IMX8QM_GPU1_CORE_CLK 267 +#define IMX8QM_GPU1_SHADER_DIV 268 +#define IMX8QM_GPU1_SHADER_CLK 269 + +/* MIPI CSI */ +#define IMX8QM_CSI0_IPG_CLK_S 270 +#define IMX8QM_CSI0_LIS_IPG_CLK 271 +#define IMX8QM_CSI0_APB_CLK 272 +#define IMX8QM_CSI0_I2C0_DIV 273 +#define IMX8QM_CSI0_I2C0_CLK 274 +#define IMX8QM_CSI0_PWM0_DIV 275 +#define IMX8QM_CSI0_PWM0_CLK 276 +#define IMX8QM_CSI0_CORE_DIV 277 +#define IMX8QM_CSI0_CORE_CLK 278 +#define IMX8QM_CSI0_ESC_DIV 279 +#define IMX8QM_CSI0_ESC_CLK 280 +#define IMX8QM_CSI1_IPG_CLK_S 281 +#define IMX8QM_CSI1_LIS_IPG_CLK 282 +#define IMX8QM_CSI1_APB_CLK 283 +#define IMX8QM_CSI1_I2C0_DIV 284 +#define IMX8QM_CSI1_I2C0_CLK 285 +#define IMX8QM_CSI1_PWM0_DIV 286 +#define IMX8QM_CSI1_PWM0_CLK 287 +#define IMX8QM_CSI1_CORE_DIV 288 +#define IMX8QM_CSI1_CORE_CLK 289 +#define IMX8QM_CSI1_ESC_DIV 290 +#define IMX8QM_CSI1_ESC_CLK 291 + +/* Display */ +#define IMX8QM_DC0_PLL0_DIV 292 +#define IMX8QM_DC0_PLL0_CLK 293 +#define IMX8QM_DC0_PLL1_DIV 294 +#define IMX8QM_DC0_PLL1_CLK 295 +#define IMX8QM_DC0_DISP0_DIV 296 +#define IMX8QM_DC0_DISP0_CLK 297 +#define IMX8QM_DC0_DISP1_DIV 298 +#define IMX8QM_DC0_DISP1_CLK 299 +#define IMX8QM_DC0_BYPASS_0_DIV 300 +#define IMX8QM_DC0_BYPASS_1_DIV 301 +#define IMX8QM_DC0_IRIS_AXI_CLK 302 +#define IMX8AM_DC0_IRIS_MVPL_CLK 303 +#define IMX8QM_DC0_DISP0_MSI_CLK 304 +#define IMX8QM_DC0_LIS_IPG_CLK 305 +#define IMX8QM_DC0_PXL_CMB_APB_CLK 306 +#define IMX8QM_DC0_PRG0_RTRAM_CLK 307 +#define IMX8QM_DC0_PRG1_RTRAM_CLK 308 +#define IMX8QM_DC0_PRG2_RTRAM_CLK 309 +#define IMX8QM_DC0_PRG3_RTRAM_CLK 310 +#define IMX8QM_DC0_PRG4_RTRAM_CLK 311 +#define IMX8QM_DC0_PRG5_RTRAM_CLK 312 +#define IMX8QM_DC0_PRG6_RTRAM_CLK 313 +#define IMX8QM_DC0_PRG7_RTRAM_CLK 314 +#define IMX8QM_DC0_PRG8_RTRAM_CLK 315 +#define IMX8QM_DC0_PRG0_APB_CLK 316 +#define IMX8QM_DC0_PRG1_APB_CLK 317 +#define IMX8QM_DC0_PRG2_APB_CLK 318 +#define IMX8QM_DC0_PRG3_APB_CLK 319 +#define IMX8QM_DC0_PRG4_APB_CLK 320 +#define IMX8QM_DC0_PRG5_APB_CLK 321 +#define IMX8QM_DC0_PRG6_APB_CLK 322 +#define IMX8QM_DC0_PRG7_APB_CLK 323 +#define IMX8QM_DC0_PRG8_APB_CLK 324 +#define IMX8QM_DC0_DPR0_APB_CLK 325 +#define IMX8QM_DC0_DPR1_APB_CLK 326 +#define IMX8QM_DC0_RTRAM0_CLK 327 +#define IMX8QM_DC0_RTRAM1_CLK 328 +#define IMX8QM_DC1_PLL0_DIV 329 +#define IMX8QM_DC1_PLL0_CLK 330 +#define IMX8QM_DC1_PLL1_DIV 331 +#define IMX8QM_DC1_PLL1_CLK 332 +#define IMX8QM_DC1_DISP0_DIV 333 +#define IMX8QM_DC1_DISP0_CLK 334 +#define IMX8QM_DC1_BYPASS_0_DIV 335 +#define IMX8QM_DC1_BYPASS_1_DIV 336 +#define IMX8QM_DC1_DISP1_DIV 337 +#define IMX8QM_DC1_DISP1_CLK 338 +#define IMX8QM_DC1_IRIS_AXI_CLK 339 +#define IMX8AM_DC1_IRIS_MVPL_CLK 340 +#define IMX8QM_DC1_DISP0_MSI_CLK 341 +#define IMX8QM_DC1_LIS_IPG_CLK 342 +#define IMX8QM_DC1_PXL_CMB_APB_CLK 343 +#define IMX8QM_DC1_PRG0_RTRAM_CLK 344 +#define IMX8QM_DC1_PRG1_RTRAM_CLK 345 +#define IMX8QM_DC1_PRG2_RTRAM_CLK 346 +#define IMX8QM_DC1_PRG3_RTRAM_CLK 347 +#define IMX8QM_DC1_PRG4_RTRAM_CLK 348 +#define IMX8QM_DC1_PRG5_RTRAM_CLK 349 +#define IMX8QM_DC1_PRG6_RTRAM_CLK 350 +#define IMX8QM_DC1_PRG7_RTRAM_CLK 351 +#define IMX8QM_DC1_PRG8_RTRAM_CLK 352 +#define IMX8QM_DC1_PRG0_APB_CLK 353 +#define IMX8QM_DC1_PRG1_APB_CLK 354 +#define IMX8QM_DC1_PRG2_APB_CLK 355 +#define IMX8QM_DC1_PRG3_APB_CLK 356 +#define IMX8QM_DC1_PRG4_APB_CLK 357 +#define IMX8QM_DC1_PRG5_APB_CLK 358 +#define IMX8QM_DC1_PRG6_APB_CLK 359 +#define IMX8QM_DC1_PRG7_APB_CLK 360 +#define IMX8QM_DC1_PRG8_APB_CLK 361 +#define IMX8QM_DC1_DPR0_APB_CLK 362 +#define IMX8QM_DC1_DPR1_APB_CLK 363 +#define IMX8QM_DC1_RTRAM0_CLK 364 +#define IMX8QM_DC1_RTRAM1_CLK 365 + +/* DRC */ +#define IMX8QM_DRC0_PLL0_DIV 366 +#define IMX8QM_DRC0_PLL0_CLK 367 +#define IMX8QM_DRC0_DIV 368 +#define IMX8QM_DRC0_CLK 369 +#define IMX8QM_DRC1_PLL0_DIV 370 +#define IMX8QM_DRC1_PLL0_CLK 371 +#define IMX8QM_DRC1_DIV 372 +#define IMX8QM_DRC1_CLK 373 + +/* HDMI */ +#define IMX8QM_HDMI_AV_PLL_DIV 374 +#define IMX8QM_HDMI_AV_PLL_CLK 375 +#define IMX8QM_HDMI_I2S_BYPASS_CLK 376 +#define IMX8QM_HDMI_I2C0_DIV 377 +#define IMX8QM_HDMI_I2C0_CLK 378 +#define IMX8QM_HDMI_PXL_DIV 379 +#define IMX8QM_HDMI_PXL_CLK 380 +#define IMX8QM_HDMI_PXL_LINK_DIV 381 +#define IMX8QM_HDMI_PXL_LINK_CLK 382 +#define IMX8QM_HDMI_PXL_MUX_DIV 383 +#define IMX8QM_HDMI_PXL_MUX_CLK 384 +#define IMX8QM_HDMI_I2S_DIV 385 +#define IMX8QM_HDMI_I2S_CLK 386 +#define IMX8QM_HDMI_HDP_CORE_DIV 387 +#define IMX8QM_HDMI_HDP_CORE_CLK 388 +#define IMX8QM_HDMI_I2C_IPG_S_CLK 389 +#define IMX8QM_HDMI_I2C_IPG_CLK 390 +#define IMX8QM_HDMI_PWM_IPG_S_CLK 391 +#define IMX8QM_HDMI_PWM_IPG_CLK 392 +#define IMX8QM_HDMI_PWM_32K_CLK 393 +#define IMX8QM_HDMI_GPIO_IPG_CLK 394 +#define IMX8QM_HDMI_PXL_LINK_SLV_ODD_CLK 395 +#define IMX8QM_HDMI_PXL_LINK_SLV_EVEN_CLK 396 +#define IMX8QM_HDMI_LIS_IPG_CLK 397 +#define IMX8QM_HDMI_MSI_HCLK 398 +#define IMX8QM_HDMI_PXL_EVEN_CLK 399 +#define IMX8QM_HDMI_HDP_CLK 400 +#define IMX8QM_HDMI_PXL_DBL_CLK 401 +#define IMX8QM_HDMI_APB_CLK 402 +#define IMX8QM_HDMI_PXL_LPCG_CLK 403 +#define IMX8QM_HDMI_HDP_PHY_CLK 404 +#define IMX8QM_HDMI_IPG_DIV 405 +#define IMX8QM_HDMI_VIF_CLK 406 +#define IMX8QM_HDMI_DIG_PLL_DIV 407 +#define IMX8QM_HDMI_DIG_PLL_CLK 408 +#define IMX8QM_HDMI_APB_MUX_CSR_CLK 409 +#define IMX8QM_HDMI_APB_MUX_CTRL_CLK 410 + +/* RX-HDMI */ +#define IMX8QM_HDMI_RX_I2S_BYPASS_CLK 411 +#define IMX8QM_HDMI_RX_BYPASS_CLK 412 +#define IMX8QM_HDMI_RX_SPDIF_BYPASS_CLK 413 +#define IMX8QM_HDMI_RX_I2C0_DIV 414 +#define IMX8QM_HDMI_RX_I2C0_CLK 415 +#define IMX8QM_HDMI_RX_SPDIF_DIV 416 +#define IMX8QM_HDMI_RX_SPDIF_CLK 417 +#define IMX8QM_HDMI_RX_HD_REF_DIV 418 +#define IMX8QM_HDMI_RX_HD_REF_CLK 419 +#define IMX8QM_HDMI_RX_HD_CORE_DIV 420 +#define IMX8QM_HDMI_RX_HD_CORE_CLK 421 +#define IMX8QM_HDMI_RX_PXL_DIV 422 +#define IMX8QM_HDMI_RX_PXL_CLK 423 +#define IMX8QM_HDMI_RX_I2S_DIV 424 +#define IMX8QM_HDMI_RX_I2S_CLK 425 +#define IMX8QM_HDMI_RX_PWM_DIV 426 +#define IMX8QM_HDMI_RX_PWM_CLK 427 + +/* LVDS */ +#define IMX8QM_LVDS0_BYPASS_CLK 428 +#define IMX8QM_LVDS0_PIXEL_DIV 429 +#define IMX8QM_LVDS0_PIXEL_CLK 430 +#define IMX8QM_LVDS0_PHY_DIV 431 +#define IMX8QM_LVDS0_PHY_CLK 432 +#define IMX8QM_LVDS0_I2C0_IPG_CLK 433 +#define IMX8QM_LVDS0_I2C0_DIV 434 +#define IMX8QM_LVDS0_I2C0_CLK 435 +#define IMX8QM_LVDS0_I2C1_IPG_CLK 436 +#define IMX8QM_LVDS0_I2C1_DIV 437 +#define IMX8QM_LVDS0_I2C1_CLK 438 +#define IMX8QM_LVDS0_PWM0_IPG_CLK 439 +#define IMX8QM_LVDS0_PWM0_DIV 440 +#define IMX8QM_LVDS0_PWM0_CLK 441 +#define IMX8QM_LVDS0_GPIO_IPG_CLK 444 +#define IMX8QM_LVDS1_BYPASS_DIV 445 +#define IMX8QM_LVDS1_BYPASS_CLK 446 +#define IMX8QM_LVDS1_PIXEL_DIV 447 +#define IMX8QM_LVDS1_PIXEL_CLK 448 +#define IMX8QM_LVDS1_PHY_DIV 449 +#define IMX8QM_LVDS1_PHY_CLK 450 +#define IMX8QM_LVDS1_I2C0_IPG_CLK 451 +#define IMX8QM_LVDS1_I2C0_DIV 452 +#define IMX8QM_LVDS1_I2C0_CLK 453 +#define IMX8QM_LVDS1_I2C1_IPG_CLK 454 +#define IMX8QM_LVDS1_I2C1_DIV 455 +#define IMX8QM_LVDS1_I2C1_CLK 456 +#define IMX8QM_LVDS1_PWM0_IPG_CLK 457 +#define IMX8QM_LVDS1_PWM0_DIV 458 +#define IMX8QM_LVDS1_PWM0_CLK 459 +#define IMX8QM_LVDS1_GPIO_IPG_CLK 462 + +/* MIPI */ +#define IMX8QM_MIPI0_BYPASS_CLK 465 +#define IMX8QM_MIPI0_I2C0_DIV 466 +#define IMX8QM_MIPI0_I2C0_CLK 467 +#define IMX8QM_MIPI0_I2C1_DIV 468 +#define IMX8QM_MIPI0_I2C1_CLK 469 +#define IMX8QM_MIPI0_PWM0_DIV 470 +#define IMX8QM_MIPI0_PWM0_CLK 471 +#define IMX8QM_MIPI0_DSI_TX_ESC_DIV 472 +#define IMX8QM_MIPI0_DSI_TX_ESC_CLK 473 +#define IMX8QM_MIPI0_DSI_RX_ESC_DIV 474 +#define IMX8QM_MIPI0_DSI_RX_ESC_CLK 475 +#define IMX8QM_MIPI0_PXL_DIV 476 +#define IMX8QM_MIPI0_PXL_CLK 477 +#define IMX8QM_MIPI1_BYPASS_CLK 479 +#define IMX8QM_MIPI1_I2C0_DIV 480 +#define IMX8QM_MIPI1_I2C0_CLK 481 +#define IMX8QM_MIPI1_I2C1_DIV 482 +#define IMX8QM_MIPI1_I2C1_CLK 483 +#define IMX8QM_MIPI1_PWM0_DIV 484 +#define IMX8QM_MIPI1_PWM0_CLK 485 +#define IMX8QM_MIPI1_DSI_TX_ESC_DIV 486 +#define IMX8QM_MIPI1_DSI_TX_ESC_CLK 487 +#define IMX8QM_MIPI1_DSI_RX_ESC_DIV 488 +#define IMX8QM_MIPI1_DSI_RX_ESC_CLK 489 +#define IMX8QM_MIPI1_PXL_DIV 490 +#define IMX8QM_MIPI1_PXL_CLK 491 + +/* Imaging */ +#define IMX8QM_IMG_JPEG_ENC_IPG_CLK 492 +#define IMX8QM_IMG_JPEG_ENC_CLK 493 +#define IMX8QM_IMG_JPEG_DEC_IPG_CLK 494 +#define IMX8QM_IMG_JPEG_DEC_CLK 495 +#define IMX8QM_IMG_PXL_LINK_DC0_CLK 496 +#define IMX8QM_IMG_PXL_LINK_DC1_CLK 497 +#define IMX8QM_IMG_PXL_LINK_CSI0_CLK 498 +#define IMX8QM_IMG_PXL_LINK_CSI1_CLK 499 +#define IMX8QM_IMG_PXL_LINK_HDMI_IN_CLK 500 +#define IMX8QM_IMG_PDMA_0_CLK 501 +#define IMX8QM_IMG_PDMA_1_CLK 502 +#define IMX8QM_IMG_PDMA_2_CLK 503 +#define IMX8QM_IMG_PDMA_3_CLK 504 +#define IMX8QM_IMG_PDMA_4_CLK 505 +#define IMX8QM_IMG_PDMA_5_CLK 506 +#define IMX8QM_IMG_PDMA_6_CLK 507 +#define IMX8QM_IMG_PDMA_7_CLK 508 + +/* HSIO */ +#define IMX8QM_HSIO_PCIE_A_MSTR_AXI_CLK 509 +#define IMX8QM_HSIO_PCIE_A_SLV_AXI_CLK 510 +#define IMX8QM_HSIO_PCIE_A_DBI_AXI_CLK 511 +#define IMX8QM_HSIO_PCIE_B_MSTR_AXI_CLK 512 +#define IMX8QM_HSIO_PCIE_B_SLV_AXI_CLK 513 +#define IMX8QM_HSIO_PCIE_B_DBI_AXI_CLK 514 +#define IMX8QM_HSIO_PCIE_X1_PER_CLK 515 +#define IMX8QM_HSIO_PCIE_X2_PER_CLK 516 +#define IMX8QM_HSIO_SATA_PER_CLK 517 +#define IMX8QM_HSIO_PHY_X1_PER_CLK 518 +#define IMX8QM_HSIO_PHY_X2_PER_CLK 519 +#define IMX8QM_HSIO_MISC_PER_CLK 520 +#define IMX8QM_HSIO_PHY_X1_APB_CLK 521 +#define IMX8QM_HSIO_PHY_X2_APB_0_CLK 522 +#define IMX8QM_HSIO_PHY_X2_APB_1_CLK 523 +#define IMX8QM_HSIO_SATA_CLK 524 +#define IMX8QM_HSIO_GPIO_CLK 525 +#define IMX8QM_HSIO_PHY_X1_PCLK 526 +#define IMX8QM_HSIO_PHY_X2_PCLK_0 527 +#define IMX8QM_HSIO_PHY_X2_PCLK_1 528 +#define IMX8QM_HSIO_SATA_EPCS_RX_CLK 529 +#define IMX8QM_HSIO_SATA_EPCS_TX_CLK 530 + +/* M4 */ +#define IMX8QM_M4_0_CORE_DIV 531 +#define IMX8QM_M4_0_CORE_CLK 532 +#define IMX8QM_M4_0_I2C_DIV 533 +#define IMX8QM_M4_0_I2C_CLK 534 +#define IMX8QM_M4_0_PIT_DIV 535 +#define IMX8QM_M4_0_PIT_CLK 536 +#define IMX8QM_M4_0_TPM_DIV 537 +#define IMX8QM_M4_0_TPM_CLK 538 +#define IMX8QM_M4_0_UART_DIV 539 +#define IMX8QM_M4_0_UART_CLK 540 +#define IMX8QM_M4_0_WDOG_DIV 541 +#define IMX8QM_M4_0_WDOG_CLK 542 +#define IMX8QM_M4_1_CORE_DIV 543 +#define IMX8QM_M4_1_CORE_CLK 544 +#define IMX8QM_M4_1_I2C_DIV 545 +#define IMX8QM_M4_1_I2C_CLK 546 +#define IMX8QM_M4_1_PIT_DIV 547 +#define IMX8QM_M4_1_PIT_CLK 548 +#define IMX8QM_M4_1_TPM_DIV 549 +#define IMX8QM_M4_1_TPM_CLK 550 +#define IMX8QM_M4_1_UART_DIV 551 +#define IMX8QM_M4_1_UART_CLK 552 +#define IMX8QM_M4_1_WDOG_DIV 553 +#define IMX8QM_M4_1_WDOG_CLK 554 + +/* IPG clocks */ +#define IMX8QM_24MHZ 555 +#define IMX8QM_GPT_3M 556 +#define IMX8QM_IPG_DMA_CLK_ROOT 557 +#define IMX8QM_IPG_AUD_CLK_ROOT 558 +#define IMX8QM_IPG_CONN_CLK_ROOT 559 +#define IMX8QM_AHB_CONN_CLK_ROOT 560 +#define IMX8QM_AXI_CONN_CLK_ROOT 561 +#define IMX8QM_IPG_MIPI_CSI_CLK_ROOT 562 +#define IMX8QM_DC_AXI_EXT_CLK 563 +#define IMX8QM_DC_AXI_INT_CLK 564 +#define IMX8QM_DC_CFG_CLK 565 +#define IMX8QM_HDMI_IPG_CLK 566 +#define IMX8QM_LVDS_IPG_CLK 567 +#define IMX8QM_IMG_AXI_CLK 568 +#define IMX8QM_IMG_IPG_CLK 569 +#define IMX8QM_IMG_PXL_CLK 570 +#define IMX8QM_CSI0_I2C0_IPG_CLK 571 +#define IMX8QM_CSI0_PWM0_IPG_CLK 572 +#define IMX8QM_CSI1_I2C0_IPG_CLK 573 +#define IMX8QM_CSI1_PWM0_IPG_CLK 574 +#define IMX8QM_DC0_DPR0_B_CLK 575 +#define IMX8QM_DC0_DPR1_B_CLK 576 +#define IMX8QM_DC1_DPR0_B_CLK 577 +#define IMX8QM_DC1_DPR1_B_CLK 578 +#define IMX8QM_32KHZ 579 +#define IMX8QM_HSIO_AXI_CLK 580 +#define IMX8QM_HSIO_PER_CLK 581 +#define IMX8QM_HDMI_RX_GPIO_IPG_S_CLK 582 +#define IMX8QM_HDMI_RX_PWM_IPG_S_CLK 583 +#define IMX8QM_HDMI_RX_PWM_IPG_CLK 584 +#define IMX8QM_HDMI_RX_I2C_DIV_CLK 585 +#define IMX8QM_HDMI_RX_I2C_IPG_S_CLK 586 +#define IMX8QM_HDMI_RX_I2C_IPG_CLK 587 +#define IMX8QM_HDMI_RX_SINK_PCLK 588 +#define IMX8QM_HDMI_RX_SINK_SCLK 589 +#define IMX8QM_HDMI_RX_PXL_ENC_CLK 590 +#define IMX8QM_HDMI_RX_IPG_CLK 591 + +/* ACM */ +#define IMX8QM_HDMI_RX_MCLK 592 +#define IMX8QM_EXT_AUD_MCLK0 593 +#define IMX8QM_EXT_AUD_MCLK1 594 +#define IMX8QM_ESAI0_RX_CLK 595 +#define IMX8QM_ESAI0_RX_HF_CLK 596 +#define IMX8QM_ESAI0_TX_CLK 597 +#define IMX8QM_ESAI0_TX_HF_CLK 598 +#define IMX8QM_ESAI1_RX_CLK 599 +#define IMX8QM_ESAI1_RX_HF_CLK 600 +#define IMX8QM_ESAI1_TX_CLK 601 +#define IMX8QM_ESAI1_TX_HF_CLK 602 +#define IMX8QM_SPDIF0_RX 603 +#define IMX8QM_SPDIF1_RX 604 +#define IMX8QM_SAI0_RX_BCLK 605 +#define IMX8QM_SAI0_TX_BCLK 606 +#define IMX8QM_SAI1_RX_BCLK 607 +#define IMX8QM_SAI1_TX_BCLK 608 +#define IMX8QM_SAI2_RX_BCLK 609 +#define IMX8QM_SAI3_RX_BCLK 610 +#define IMX8QM_HDMI_RX_SAI0_RX_BCLK 611 +#define IMX8QM_SAI6_RX_BCLK 612 +#define IMX8QM_HDMI_TX_SAI0_TX_BCLK 613 + +#define IMX8QM_ACM_AUD_CLK0_SEL 614 +#define IMX8QM_ACM_AUD_CLK0_CLK 615 +#define IMX8QM_ACM_AUD_CLK1_SEL 616 +#define IMX8QM_ACM_AUD_CLK1_CLK 617 +#define IMX8QM_ACM_MCLKOUT0_SEL 618 +#define IMX8QM_ACM_MCLKOUT0_CLK 619 +#define IMX8QM_ACM_MCLKOUT1_SEL 620 +#define IMX8QM_ACM_MCLKOUT1_CLK 621 +#define IMX8QM_ACM_ASRC0_MUX_CLK_SEL 622 +#define IMX8QM_ACM_ASRC0_MUX_CLK_CLK 623 +#define IMX8QM_ACM_ASRC1_MUX_CLK_SEL 624 +#define IMX8QM_ACM_ASRC1_MUX_CLK_CLK 625 +#define IMX8QM_ACM_ESAI0_MCLK_SEL 626 +#define IMX8QM_ACM_ESAI0_MCLK_CLK 627 +#define IMX8QM_ACM_ESAI1_MCLK_SEL 628 +#define IMX8QM_ACM_ESAI1_MCLK_CLK 629 +#define IMX8QM_ACM_GPT0_MUX_CLK_SEL 630 +#define IMX8QM_ACM_GPT0_MUX_CLK_CLK 631 +#define IMX8QM_ACM_GPT1_MUX_CLK_SEL 632 +#define IMX8QM_ACM_GPT1_MUX_CLK_CLK 633 +#define IMX8QM_ACM_GPT2_MUX_CLK_SEL 634 +#define IMX8QM_ACM_GPT2_MUX_CLK_CLK 635 +#define IMX8QM_ACM_GPT3_MUX_CLK_SEL 636 +#define IMX8QM_ACM_GPT3_MUX_CLK_CLK 637 +#define IMX8QM_ACM_GPT4_MUX_CLK_SEL 638 +#define IMX8QM_ACM_GPT4_MUX_CLK_CLK 639 +#define IMX8QM_ACM_GPT5_MUX_CLK_SEL 640 +#define IMX8QM_ACM_GPT5_MUX_CLK_CLK 641 +#define IMX8QM_ACM_SAI0_MCLK_SEL 642 +#define IMX8QM_ACM_SAI0_MCLK_CLK 643 +#define IMX8QM_ACM_SAI1_MCLK_SEL 644 +#define IMX8QM_ACM_SAI1_MCLK_CLK 645 +#define IMX8QM_ACM_SAI2_MCLK_SEL 646 +#define IMX8QM_ACM_SAI2_MCLK_CLK 647 +#define IMX8QM_ACM_SAI3_MCLK_SEL 648 +#define IMX8QM_ACM_SAI3_MCLK_CLK 649 +#define IMX8QM_ACM_HDMI_RX_SAI0_MCLK_SEL 650 +#define IMX8QM_ACM_HDMI_RX_SAI0_MCLK_CLK 651 +#define IMX8QM_ACM_HDMI_TX_SAI0_MCLK_SEL 652 +#define IMX8QM_ACM_HDMI_TX_SAI0_MCLK_CLK 653 +#define IMX8QM_ACM_SAI6_MCLK_SEL 654 +#define IMX8QM_ACM_SAI6_MCLK_CLK 655 +#define IMX8QM_ACM_SAI7_MCLK_SEL 656 +#define IMX8QM_ACM_SAI7_MCLK_CLK 657 +#define IMX8QM_ACM_SPDIF0_TX_CLK_SEL 658 +#define IMX8QM_ACM_SPDIF0_TX_CLK_CLK 659 +#define IMX8QM_ACM_SPDIF1_TX_CLK_SEL 660 +#define IMX8QM_ACM_SPDIF1_TX_CLK_CLK 661 +#define IMX8QM_ACM_MQS_TX_CLK_SEL 662 +#define IMX8QM_ACM_MQS_TX_CLK_CLK 663 + +#define IMX8QM_ENET0_REF_25MHZ_125MHZ_SEL 664 +#define IMX8QM_ENET0_REF_25MHZ_125MHZ_CLK 665 +#define IMX8QM_ENET1_REF_25MHZ_125MHZ_SEL 666 +#define IMX8QM_ENET1_REF_25MHZ_125MHZ_CLK 667 +#define IMX8QM_ENET0_REF_50MHZ_CLK 668 +#define IMX8QM_ENET1_REF_50MHZ_CLK 669 +#define IMX8QM_ENET_25MHZ_CLK 670 +#define IMX8QM_ENET_125MHZ_CLK 671 +#define IMX8QM_ENET0_REF_DIV 672 +#define IMX8QM_ENET0_REF_CLK 673 +#define IMX8QM_ENET1_REF_DIV 674 +#define IMX8QM_ENET1_REF_CLK 675 +#define IMX8QM_ENET0_RMII_TX_CLK 676 +#define IMX8QM_ENET1_RMII_TX_CLK 677 +#define IMX8QM_ENET0_RMII_TX_SEL 678 +#define IMX8QM_ENET1_RMII_TX_SEL 679 +#define IMX8QM_ENET0_RMII_RX_CLK 680 +#define IMX8QM_ENET1_RMII_RX_CLK 681 + +#define IMX8QM_KPP_CLK 683 +#define IMX8QM_GPT0_HF_CLK 684 +#define IMX8QM_GPT0_IPG_S_CLK 685 +#define IMX8QM_GPT0_IPG_SLV_CLK 686 +#define IMX8QM_GPT0_IPG_MSTR_CLK 687 +#define IMX8QM_GPT1_HF_CLK 688 +#define IMX8QM_GPT1_IPG_S_CLK 689 +#define IMX8QM_GPT1_IPG_SLV_CLK 690 +#define IMX8QM_GPT1_IPG_MSTR_CLK 691 +#define IMX8QM_GPT2_HF_CLK 692 +#define IMX8QM_GPT2_IPG_S_CLK 693 +#define IMX8QM_GPT2_IPG_SLV_CLK 694 +#define IMX8QM_GPT2_IPG_MSTR_CLK 695 +#define IMX8QM_GPT3_HF_CLK 696 +#define IMX8QM_GPT3_IPG_S_CLK 697 +#define IMX8QM_GPT3_IPG_SLV_CLK 698 +#define IMX8QM_GPT3_IPG_MSTR_CLK 699 +#define IMX8QM_GPT4_HF_CLK 700 +#define IMX8QM_GPT4_IPG_S_CLK 701 +#define IMX8QM_GPT4_IPG_SLV_CLK 702 +#define IMX8QM_GPT4_IPG_MSTR_CLK 703 +#define IMX8QM_PWM0_HF_CLK 704 +#define IMX8QM_PWM0_IPG_S_CLK 705 +#define IMX8QM_PWM0_IPG_SLV_CLK 706 +#define IMX8QM_PWM0_IPG_MSTR_CLK 707 +#define IMX8QM_PWM1_HF_CLK 708 +#define IMX8QM_PWM1_IPG_S_CLK 709 +#define IMX8QM_PWM1_IPG_SLV_CLK 710 +#define IMX8QM_PWM1_IPG_MSTR_CLK 711 +#define IMX8QM_PWM2_HF_CLK 712 +#define IMX8QM_PWM2_IPG_S_CLK 713 +#define IMX8QM_PWM2_IPG_SLV_CLK 714 +#define IMX8QM_PWM2_IPG_MSTR_CLK 715 +#define IMX8QM_PWM3_HF_CLK 716 +#define IMX8QM_PWM3_IPG_S_CLK 717 +#define IMX8QM_PWM3_IPG_SLV_CLK 718 +#define IMX8QM_PWM3_IPG_MSTR_CLK 719 +#define IMX8QM_PWM4_HF_CLK 720 +#define IMX8QM_PWM4_IPG_S_CLK 721 +#define IMX8QM_PWM4_IPG_SLV_CLK 722 +#define IMX8QM_PWM4_IPG_MSTR_CLK 723 +#define IMX8QM_PWM5_HF_CLK 724 +#define IMX8QM_PWM5_IPG_S_CLK 725 +#define IMX8QM_PWM5_IPG_SLV_CLK 726 +#define IMX8QM_PWM5_IPG_MSTR_CLK 727 +#define IMX8QM_PWM6_HF_CLK 728 +#define IMX8QM_PWM6_IPG_S_CLK 729 +#define IMX8QM_PWM6_IPG_SLV_CLK 730 +#define IMX8QM_PWM6_IPG_MSTR_CLK 731 +#define IMX8QM_PWM7_HF_CLK 732 +#define IMX8QM_PWM7_IPG_S_CLK 733 +#define IMX8QM_PWM7_IPG_SLV_CLK 734 +#define IMX8QM_PWM7_IPG_MSTR_CLK 735 +#define IMX8QM_FSPI0_HCLK 736 +#define IMX8QM_FSPI0_IPG_CLK 737 +#define IMX8QM_FSPI0_IPG_S_CLK 738 +#define IMX8QM_FSPI1_HCLK 736 +#define IMX8QM_FSPI1_IPG_CLK 737 +#define IMX8QM_FSPI1_IPG_S_CLK 738 +#define IMX8QM_GPIO0_IPG_S_CLK 739 +#define IMX8QM_GPIO1_IPG_S_CLK 740 +#define IMX8QM_GPIO2_IPG_S_CLK 741 +#define IMX8QM_GPIO3_IPG_S_CLK 742 +#define IMX8QM_GPIO4_IPG_S_CLK 743 +#define IMX8QM_GPIO5_IPG_S_CLK 744 +#define IMX8QM_GPIO6_IPG_S_CLK 745 +#define IMX8QM_GPIO7_IPG_S_CLK 746 +#define IMX8QM_ROMCP_CLK 747 +#define IMX8QM_ROMCP_REG_CLK 748 +#define IMX8QM_96KROM_CLK 749 +#define IMX8QM_OCRAM_MEM_CLK 750 +#define IMX8QM_OCRAM_CTRL_CLK 751 +#define IMX8QM_LSIO_BUS_CLK 752 +#define IMX8QM_LSIO_MEM_CLK 753 +#define IMX8QM_LVDS0_LIS_IPG_CLK 754 +#define IMX8QM_LVDS1_LIS_IPG_CLK 755 +#define IMX8QM_MIPI0_LIS_IPG_CLK 756 +#define IMX8QM_MIPI0_I2C0_IPG_S_CLK 757 +#define IMX8QM_MIPI0_I2C0_IPG_CLK 758 +#define IMX8QM_MIPI0_I2C1_IPG_S_CLK 759 +#define IMX8QM_MIPI0_I2C1_IPG_CLK 760 +#define IMX8QM_MIPI0_CLK_ROOT 761 +#define IMX8QM_MIPI1_LIS_IPG_CLK 762 +#define IMX8QM_MIPI1_I2C0_IPG_S_CLK 763 +#define IMX8QM_MIPI1_I2C0_IPG_CLK 764 +#define IMX8QM_MIPI1_I2C1_IPG_S_CLK 765 +#define IMX8QM_MIPI1_I2C1_IPG_CLK 766 +#define IMX8QM_MIPI1_CLK_ROOT 767 +#define IMX8QM_DC0_DISP0_SEL 768 +#define IMX8QM_DC0_DISP1_SEL 769 +#define IMX8QM_DC1_DISP0_SEL 770 +#define IMX8QM_DC1_DISP1_SEL 771 + +/* CM40 */ +#define IMX8QM_CM40_IPG_CLK 772 +#define IMX8QM_CM40_I2C_DIV 773 +#define IMX8QM_CM40_I2C_CLK 774 +#define IMX8QM_CM40_I2C_IPG_CLK 775 + +/* CM41 */ +#define IMX8QM_CM41_IPG_CLK 776 +#define IMX8QM_CM41_I2C_DIV 777 +#define IMX8QM_CM41_I2C_CLK 778 +#define IMX8QM_CM41_I2C_IPG_CLK 779 + +#define IMX8QM_HDMI_PXL_SEL 780 +#define IMX8QM_HDMI_PXL_LINK_SEL 781 +#define IMX8QM_HDMI_PXL_MUX_SEL 782 +#define IMX8QM_HDMI_AV_PLL_BYPASS_CLK 783 + +#define IMX8QM_HDMI_RX_PXL_SEL 784 +#define IMX8QM_HDMI_RX_HD_REF_SEL 785 +#define IMX8QM_HDMI_RX_HD_CORE_SEL 786 +#define IMX8QM_HDMI_RX_DIG_PLL_CLK 787 + +#define IMX8QM_LSIO_MU5A_IPG_S_CLK 788 +#define IMX8QM_LSIO_MU5A_IPG_CLK 789 +#define IMX8QM_LSIO_MU6A_IPG_S_CLK 790 +#define IMX8QM_LSIO_MU6A_IPG_CLK 791 + +/* DSP */ +#define IMX8QM_AUD_DSP_ADB_ACLK 792 +#define IMX8QM_AUD_DSP_IPG 793 +#define IMX8QM_AUD_DSP_CORE_CLK 794 +#define IMX8QM_AUD_OCRAM_IPG 795 + +#define IMX8QM_CLK_END 796 + +#endif /* __DT_BINDINGS_CLOCK_IMX8QM_H */

-- 2.16.4

sbabic＠denx.de

26 Apr 26 Apr

11:37 a.m.

New subject: [U-Boot] [U-Boot, RESEND, 03/10] dt-bindings: clock: dt-bindings: pinctrl: add i.MX8QM clocks definition

...

Add i.MX8QM clocks definition Signed-off-by: Peng Fan peng.fan@nxp.com

Applied to u-boot-imx, master, thanks !

Best regards, Stefano Babic

Peng Fan

5 Mar 5 Mar

3:32 a.m.

New subject: [U-Boot] [PATCH RESEND 04/10] arm: dts: introduce dtsi for i.MX8QM

Introduce basic dtsi for i.MX8QM, only support SDHC/FEC/LPUART.

Signed-off-by: Peng Fan peng.fan@nxp.com --- arch/arm/dts/fsl-imx8qm.dtsi | 400 +++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 400 insertions(+) create mode 100644 arch/arm/dts/fsl-imx8qm.dtsi

diff --git a/arch/arm/dts/fsl-imx8qm.dtsi b/arch/arm/dts/fsl-imx8qm.dtsi new file mode 100644 index 0000000000..b39c40bd98 --- /dev/null +++ b/arch/arm/dts/fsl-imx8qm.dtsi @@ -0,0 +1,400 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2018 NXP + */ + +#include <dt-bindings/interrupt-controller/arm-gic.h> +#include "fsl-imx8-ca53.dtsi" +#include <dt-bindings/clock/imx8qm-clock.h> +#include <dt-bindings/input/input.h> +#include <dt-bindings/soc/imx_rsrc.h> +#include <dt-bindings/soc/imx8_pd.h> +#include <dt-bindings/pinctrl/pads-imx8qm.h> +#include <dt-bindings/gpio/gpio.h> + +/ { + compatible = "fsl,imx8qm"; + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <2>; + + aliases { + ethernet0 = &fec1; + ethernet1 = &fec2; + serial0 = &lpuart0; + mmc0 = &usdhc1; + mmc1 = &usdhc2; + mmc2 = &usdhc3; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x00000000 0x80000000 0 0x40000000>; + /* DRAM space - 1, size : 1 GB DRAM */ + }; + + gic: interrupt-controller@51a00000 { + compatible = "arm,gic-v3"; + reg = <0x0 0x51a00000 0 0x10000>, /* GIC Dist */ + <0x0 0x51b00000 0 0xC0000>, /* GICR */ + <0x0 0x52000000 0 0x2000>, /* GICC */ + <0x0 0x52010000 0 0x1000>, /* GICH */ + <0x0 0x52020000 0 0x20000>; /* GICV */ + #interrupt-cells = <3>; + interrupt-controller; + interrupts = <GIC_PPI 9 + (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_HIGH)>; + interrupt-parent = <&gic>; + }; + + mu: mu@5d1c0000 { + compatible = "fsl,imx8-mu"; + reg = <0x0 0x5d1c0000 0x0 0x10000>; + interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>; + interrupt-parent = <&gic>; + fsl,scu_ap_mu_id = <0>; + status = "okay"; + + clk: clk { + compatible = "fsl,imx8qm-clk"; + #clock-cells = <1>; + }; + + iomuxc: iomuxc { + compatible = "fsl,imx8qm-iomuxc"; + }; + }; + + imx8qm-pm { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <0>; + + pd_lsio: PD_LSIO { + compatible = "nxp,imx8-pd"; + reg = <SC_R_LAST>; + #power-domain-cells = <0>; + #address-cells = <1>; + #size-cells = <0>; + + pd_lsio_gpio0: PD_LSIO_GPIO_0 { + reg = <SC_R_GPIO_0>; + #power-domain-cells = <0>; + power-domains = <&pd_lsio>; + }; + pd_lsio_gpio1: PD_LSIO_GPIO_1 { + reg = <SC_R_GPIO_1>; + #power-domain-cells = <0>; + power-domains = <&pd_lsio>; + }; + pd_lsio_gpio2: PD_LSIO_GPIO_2 { + reg = <SC_R_GPIO_2>; + #power-domain-cells = <0>; + power-domains = <&pd_lsio>; + }; + pd_lsio_gpio3: PD_LSIO_GPIO_3 { + reg = <SC_R_GPIO_3>; + #power-domain-cells = <0>; + power-domains = <&pd_lsio>; + }; + pd_lsio_gpio4: PD_LSIO_GPIO_4 { + reg = <SC_R_GPIO_4>; + #power-domain-cells = <0>; + power-domains = <&pd_lsio>; + }; + pd_lsio_gpio5: PD_LSIO_GPIO_5{ + reg = <SC_R_GPIO_5>; + #power-domain-cells = <0>; + power-domains = <&pd_lsio>; + }; + pd_lsio_gpio6:PD_LSIO_GPIO_6 { + reg = <SC_R_GPIO_6>; + #power-domain-cells = <0>; + power-domains = <&pd_lsio>; + }; + pd_lsio_gpio7: PD_LSIO_GPIO_7 { + reg = <SC_R_GPIO_7>; + #power-domain-cells = <0>; + power-domains = <&pd_lsio>; + }; + }; + + pd_conn: PD_CONN { + compatible = "nxp,imx8-pd"; + reg = <SC_R_LAST>; + #power-domain-cells = <0>; + #address-cells = <1>; + #size-cells = <0>; + + pd_conn_sdch0: PD_CONN_SDHC_0 { + reg = <SC_R_SDHC_0>; + #power-domain-cells = <0>; + power-domains = <&pd_conn>; + }; + pd_conn_sdch1: PD_CONN_SDHC_1 { + reg = <SC_R_SDHC_1>; + #power-domain-cells = <0>; + power-domains = <&pd_conn>; + }; + pd_conn_sdch2: PD_CONN_SDHC_2 { + reg = <SC_R_SDHC_2>; + #power-domain-cells = <0>; + power-domains = <&pd_conn>; + }; + pd_conn_enet0: PD_CONN_ENET_0 { + reg = <SC_R_ENET_0>; + #power-domain-cells = <0>; + power-domains = <&pd_conn>; + wakeup-irq = <258>; + }; + pd_conn_enet1: PD_CONN_ENET_1 { + reg = <SC_R_ENET_1>; + #power-domain-cells = <0>; + power-domains = <&pd_conn>; + fsl,wakeup_irq = <262>; + }; + }; + + pd_dma: PD_DMA { + compatible = "nxp,imx8-pd"; + reg = <SC_R_LAST>; + #power-domain-cells = <0>; + #address-cells = <1>; + #size-cells = <0>; + + pd_dma_lpi2c0: PD_DMA_I2C_0 { + reg = <SC_R_I2C_0>; + #power-domain-cells = <0>; + power-domains = <&pd_dma>; + }; + pd_dma_lpi2c1: PD_DMA_I2C_1 { + reg = <SC_R_I2C_1>; + #power-domain-cells = <0>; + power-domains = <&pd_dma>; + }; + pd_dma_lpi2c2:PD_DMA_I2C_2 { + reg = <SC_R_I2C_2>; + #power-domain-cells = <0>; + power-domains = <&pd_dma>; + }; + pd_dma_lpi2c3: PD_DMA_I2C_3 { + reg = <SC_R_I2C_3>; + #power-domain-cells = <0>; + power-domains = <&pd_dma>; + }; + pd_dma_lpi2c4: PD_DMA_I2C_4 { + reg = <SC_R_I2C_4>; + #power-domain-cells = <0>; + power-domains = <&pd_dma>; + }; + pd_dma_lpuart0: PD_DMA_UART0 { + reg = <SC_R_UART_0>; + #power-domain-cells = <0>; + power-domains = <&pd_dma>; + wakeup-irq = <345>; + }; + }; + }; + + gpio0: gpio@5d080000 { + compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio"; + reg = <0x0 0x5d080000 0x0 0x10000>; + interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>; + gpio-controller; + #gpio-cells = <2>; + power-domains = <&pd_lsio_gpio0>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio1: gpio@5d090000 { + compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio"; + reg = <0x0 0x5d090000 0x0 0x10000>; + interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>; + gpio-controller; + #gpio-cells = <2>; + power-domains = <&pd_lsio_gpio1>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio2: gpio@5d0a0000 { + compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio"; + reg = <0x0 0x5d0a0000 0x0 0x10000>; + interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>; + gpio-controller; + #gpio-cells = <2>; + power-domains = <&pd_lsio_gpio2>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio3: gpio@5d0b0000 { + compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio"; + reg = <0x0 0x5d0b0000 0x0 0x10000>; + interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>; + gpio-controller; + #gpio-cells = <2>; + power-domains = <&pd_lsio_gpio3>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio4: gpio@5d0c0000 { + compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio"; + reg = <0x0 0x5d0c0000 0x0 0x10000>; + interrupts = <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>; + gpio-controller; + #gpio-cells = <2>; + power-domains = <&pd_lsio_gpio4>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio5: gpio@5d0d0000 { + compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio"; + reg = <0x0 0x5d0d0000 0x0 0x10000>; + interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>; + gpio-controller; + #gpio-cells = <2>; + power-domains = <&pd_lsio_gpio5>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio6: gpio@5d0e0000 { + compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio"; + reg = <0x0 0x5d0e0000 0x0 0x10000>; + interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>; + gpio-controller; + #gpio-cells = <2>; + power-domains = <&pd_lsio_gpio6>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + gpio7: gpio@5d0f0000 { + compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio"; + reg = <0x0 0x5d0f0000 0x0 0x10000>; + interrupts = <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>; + gpio-controller; + #gpio-cells = <2>; + power-domains = <&pd_lsio_gpio7>; + interrupt-controller; + #interrupt-cells = <2>; + }; + + lpuart0: serial@5a060000 { + compatible = "fsl,imx8qm-lpuart"; + reg = <0x0 0x5a060000 0x0 0x1000>; + interrupts = <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&clk IMX8QM_UART0_CLK>, + <&clk IMX8QM_UART0_IPG_CLK>; + clock-names = "per", "ipg"; + assigned-clocks = <&clk IMX8QM_UART0_CLK>; + assigned-clock-rates = <80000000>; + power-domains = <&pd_dma_lpuart0>; + status = "disabled"; + }; + + usdhc1: usdhc@5b010000 { + compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc"; + interrupt-parent = <&gic>; + interrupts = <GIC_SPI 232 IRQ_TYPE_LEVEL_HIGH>; + reg = <0x0 0x5b010000 0x0 0x10000>; + clocks = <&clk IMX8QM_SDHC0_IPG_CLK>, + <&clk IMX8QM_SDHC0_CLK>, + <&clk IMX8QM_CLK_DUMMY>; + clock-names = "ipg", "per", "ahb"; + assigned-clocks = <&clk IMX8QM_SDHC0_DIV>; + assigned-clock-rates = <400000000>; + power-domains = <&pd_conn_sdch0>; + fsl,tuning-start-tap = <20>; + fsl,tuning-step= <2>; + status = "disabled"; + }; + + usdhc2: usdhc@5b020000 { + compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc"; + interrupt-parent = <&gic>; + interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>; + reg = <0x0 0x5b020000 0x0 0x10000>; + clocks = <&clk IMX8QM_SDHC1_IPG_CLK>, + <&clk IMX8QM_SDHC1_CLK>, + <&clk IMX8QM_CLK_DUMMY>; + clock-names = "ipg", "per", "ahb"; + assigned-clocks = <&clk IMX8QM_SDHC1_DIV>; + assigned-clock-rates = <200000000>; + power-domains = <&pd_conn_sdch1>; + fsl,tuning-start-tap = <20>; + fsl,tuning-step= <2>; + status = "disabled"; + }; + + usdhc3: usdhc@5b030000 { + compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc"; + interrupt-parent = <&gic>; + interrupts = <GIC_SPI 234 IRQ_TYPE_LEVEL_HIGH>; + reg = <0x0 0x5b030000 0x0 0x10000>; + clocks = <&clk IMX8QM_SDHC2_IPG_CLK>, + <&clk IMX8QM_SDHC2_CLK>, + <&clk IMX8QM_CLK_DUMMY>; + clock-names = "ipg", "per", "ahb"; + assigned-clocks = <&clk IMX8QM_SDHC2_DIV>; + assigned-clock-rates = <200000000>; + power-domains = <&pd_conn_sdch2>; + status = "disabled"; + }; + + fec1: ethernet@5b040000 { + compatible = "fsl,imx8qm-fec", "fsl,imx7d-fec"; + reg = <0x0 0x5b040000 0x0 0x10000>; + interrupts = <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&clk IMX8QM_ENET0_IPG_CLK>, + <&clk IMX8QM_ENET0_AHB_CLK>, + <&clk IMX8QM_ENET0_RGMII_TX_CLK>, + <&clk IMX8QM_ENET0_PTP_CLK>, + <&clk IMX8QM_ENET0_TX_CLK>; + clock-names = "ipg", "ahb", "enet_clk_ref", "ptp", + "enet_2x_txclk"; + assigned-clocks = <&clk IMX8QM_ENET0_ROOT_DIV>, + <&clk IMX8QM_ENET0_REF_DIV>; + assigned-clock-rates = <250000000>, <125000000>; + fsl,num-tx-queues=<3>; + fsl,num-rx-queues=<3>; + fsl,wakeup_irq = <0>; + power-domains = <&pd_conn_enet0>; + status = "disabled"; + }; + + fec2: ethernet@5b050000 { + compatible = "fsl,imx8qm-fec", "fsl,imx7d-fec"; + reg = <0x0 0x5b050000 0x0 0x10000>; + interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&clk IMX8QM_ENET1_IPG_CLK>, + <&clk IMX8QM_ENET1_AHB_CLK>, + <&clk IMX8QM_ENET1_RGMII_TX_CLK>, + <&clk IMX8QM_ENET1_PTP_CLK>, + <&clk IMX8QM_ENET1_TX_CLK>; + clock-names = "ipg", "ahb", "enet_clk_ref", "ptp", + "enet_2x_txclk"; + assigned-clocks = <&clk IMX8QM_ENET1_ROOT_DIV>, + <&clk IMX8QM_ENET1_REF_DIV>; + assigned-clock-rates = <250000000>, <125000000>; + fsl,num-tx-queues=<3>; + fsl,num-rx-queues=<3>; + fsl,wakeup_irq = <0>; + power-domains = <&pd_conn_enet1>; + status = "disabled"; + }; +}; + +&A53_0 { + clocks = <&clk IMX8QM_A53_DIV>; +};

-- 2.16.4

sbabic＠denx.de

26 Apr 26 Apr

11:45 a.m.

New subject: [U-Boot] [U-Boot, RESEND, 04/10] arm: dts: introduce dtsi for i.MX8QM

...

Introduce basic dtsi for i.MX8QM, only support SDHC/FEC/LPUART. Signed-off-by: Peng Fan peng.fan@nxp.com

Applied to u-boot-imx, master, thanks !

Best regards, Stefano Babic

Peng Fan

5 Mar 5 Mar

3:32 a.m.

New subject: [U-Boot] [PATCH RESEND 05/10] imx8: add cpu support

Add cpu type and Kconfig entry

Signed-off-by: Peng Fan peng.fan@nxp.com --- arch/arm/include/asm/arch-imx/cpu.h | 1 + arch/arm/mach-imx/imx8/Kconfig | 5 +++++ arch/arm/mach-imx/imx8/cpu.c | 3 +++ 3 files changed, 9 insertions(+)

diff --git a/arch/arm/include/asm/arch-imx/cpu.h b/arch/arm/include/asm/arch-imx/cpu.h index 667badbc06..d4a83eef72 100644 --- a/arch/arm/include/asm/arch-imx/cpu.h +++ b/arch/arm/include/asm/arch-imx/cpu.h @@ -26,6 +26,7 @@ #define MXC_CPU_MX7D 0x72 #define MXC_CPU_IMX8MQ 0x82 #define MXC_CPU_IMX8QXP_A0 0x90 /* dummy ID */ +#define MXC_CPU_IMX8QM 0x91 /* dummy ID */ #define MXC_CPU_IMX8QXP 0x92 /* dummy ID */ #define MXC_CPU_MX7ULP 0xE1 /* Temporally hard code */ #define MXC_CPU_VF610 0xF6 /* dummy ID */ diff --git a/arch/arm/mach-imx/imx8/Kconfig b/arch/arm/mach-imx/imx8/Kconfig index f76a139684..4336a8c236 100644 --- a/arch/arm/mach-imx/imx8/Kconfig +++ b/arch/arm/mach-imx/imx8/Kconfig @@ -10,6 +10,11 @@ config MU_BASE_SPL SPL runs in EL3 mode, it use MU0_A to communicate with SCU. So we could not reuse the one in dts which is for normal U-Boot.

+config IMX8QM + select IMX8 + select SUPPORT_SPL + bool + config IMX8QXP select IMX8 select SUPPORT_SPL diff --git a/arch/arm/mach-imx/imx8/cpu.c b/arch/arm/mach-imx/imx8/cpu.c index 7539e45652..ac65ae74fd 100644 --- a/arch/arm/mach-imx/imx8/cpu.c +++ b/arch/arm/mach-imx/imx8/cpu.c @@ -542,6 +542,8 @@ const char *get_imx8_type(u32 imxtype) case MXC_CPU_IMX8QXP: case MXC_CPU_IMX8QXP_A0: return "QXP"; + case MXC_CPU_IMX8QM: + return "QM"; default: return "??"; } @@ -613,6 +615,7 @@ static const struct cpu_ops cpu_imx8_ops = {

static const struct udevice_id cpu_imx8_ids[] = { { .compatible = "arm,cortex-a35" }, + { .compatible = "arm,cortex-a53" }, { } };

-- 2.16.4

sbabic＠denx.de

26 Apr 26 Apr

11:37 a.m.

New subject: [U-Boot] [U-Boot,RESEND,05/10] imx8: add cpu support

...

Add cpu type and Kconfig entry Signed-off-by: Peng Fan peng.fan@nxp.com

Applied to u-boot-imx, master, thanks !

Best regards, Stefano Babic

Peng Fan

5 Mar 5 Mar

3:32 a.m.

New subject: [U-Boot] [PATCH RESEND 06/10] clk: imx8: split code into common and soc specific part

To make it easy to add new clk driver for i.MX8, split the code into common part and SoC specific part.

Make the get/set/enable non static and introduce a num_clks for soc_clk_dump, because the arrays are moved to clk-imx8qxp.c.

Signed-off-by: Peng Fan peng.fan@nxp.com --- drivers/clk/imx/Makefile | 4 + drivers/clk/imx/clk-imx8.c | 297 ++-------------------------------------- drivers/clk/imx/clk-imx8.h | 19 +++ drivers/clk/imx/clk-imx8qxp.c | 311 ++++++++++++++++++++++++++++++++++++++++++ 4 files changed, 342 insertions(+), 289 deletions(-) create mode 100644 drivers/clk/imx/clk-imx8.h create mode 100644 drivers/clk/imx/clk-imx8qxp.c

diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index 5505ae52e2..d07d91b88f 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -3,3 +3,7 @@ # SPDX-License-Identifier: GPL-2.0

obj-$(CONFIG_CLK_IMX8) += clk-imx8.o + +ifdef CONFIG_CLK_IMX8 +obj-$(CONFIG_IMX8QXP) += clk-imx8qxp.o +endif diff --git a/drivers/clk/imx/clk-imx8.c b/drivers/clk/imx/clk-imx8.c index d03fcc2fdd..c69a9ed867 100644 --- a/drivers/clk/imx/clk-imx8.c +++ b/drivers/clk/imx/clk-imx8.c @@ -13,302 +13,21 @@ #include <dt-bindings/soc/imx_rsrc.h> #include <misc.h>

-struct imx8_clks { - ulong id; - const char *name; -}; - -#if CONFIG_IS_ENABLED(CMD_CLK) -static struct imx8_clks imx8_clk_names[] = { - { IMX8QXP_A35_DIV, "A35_DIV" }, - { IMX8QXP_I2C0_CLK, "I2C0" }, - { IMX8QXP_I2C1_CLK, "I2C1" }, - { IMX8QXP_I2C2_CLK, "I2C2" }, - { IMX8QXP_I2C3_CLK, "I2C3" }, - { IMX8QXP_UART0_CLK, "UART0" }, - { IMX8QXP_UART1_CLK, "UART1" }, - { IMX8QXP_UART2_CLK, "UART2" }, - { IMX8QXP_UART3_CLK, "UART3" }, - { IMX8QXP_SDHC0_CLK, "SDHC0" }, - { IMX8QXP_SDHC1_CLK, "SDHC1" }, - { IMX8QXP_ENET0_AHB_CLK, "ENET0_AHB" }, - { IMX8QXP_ENET0_IPG_CLK, "ENET0_IPG" }, - { IMX8QXP_ENET0_REF_DIV, "ENET0_REF" }, - { IMX8QXP_ENET0_PTP_CLK, "ENET0_PTP" }, - { IMX8QXP_ENET1_AHB_CLK, "ENET1_AHB" }, - { IMX8QXP_ENET1_IPG_CLK, "ENET1_IPG" }, - { IMX8QXP_ENET1_REF_DIV, "ENET1_REF" }, - { IMX8QXP_ENET1_PTP_CLK, "ENET1_PTP" }, -}; -#endif +#include "clk-imx8.h"

-static ulong imx8_clk_get_rate(struct clk *clk) +__weak ulong imx8_clk_get_rate(struct clk *clk) { - sc_pm_clk_t pm_clk; - ulong rate; - u16 resource; - int ret; - - debug("%s(#%lu)\n", __func__, clk->id); - - switch (clk->id) { - case IMX8QXP_A35_DIV: - resource = SC_R_A35; - pm_clk = SC_PM_CLK_CPU; - break; - case IMX8QXP_I2C0_CLK: - resource = SC_R_I2C_0; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_I2C1_CLK: - resource = SC_R_I2C_1; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_I2C2_CLK: - resource = SC_R_I2C_2; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_I2C3_CLK: - resource = SC_R_I2C_3; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_SDHC0_IPG_CLK: - case IMX8QXP_SDHC0_CLK: - case IMX8QXP_SDHC0_DIV: - resource = SC_R_SDHC_0; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_SDHC1_IPG_CLK: - case IMX8QXP_SDHC1_CLK: - case IMX8QXP_SDHC1_DIV: - resource = SC_R_SDHC_1; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_UART0_IPG_CLK: - case IMX8QXP_UART0_CLK: - resource = SC_R_UART_0; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_UART1_CLK: - resource = SC_R_UART_1; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_UART2_CLK: - resource = SC_R_UART_2; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_UART3_CLK: - resource = SC_R_UART_3; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_ENET0_IPG_CLK: - case IMX8QXP_ENET0_AHB_CLK: - case IMX8QXP_ENET0_REF_DIV: - case IMX8QXP_ENET0_PTP_CLK: - resource = SC_R_ENET_0; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_ENET1_IPG_CLK: - case IMX8QXP_ENET1_AHB_CLK: - case IMX8QXP_ENET1_REF_DIV: - case IMX8QXP_ENET1_PTP_CLK: - resource = SC_R_ENET_1; - pm_clk = SC_PM_CLK_PER; - break; - default: - if (clk->id < IMX8QXP_UART0_IPG_CLK || - clk->id >= IMX8QXP_CLK_END) { - printf("%s(Invalid clk ID #%lu)\n", - __func__, clk->id); - return -EINVAL; - } - return -ENOTSUPP; - }; - - ret = sc_pm_get_clock_rate(-1, resource, pm_clk, - (sc_pm_clock_rate_t *)&rate); - if (ret) { - printf("%s err %d\n", __func__, ret); - return ret; - } - - return rate; + return 0; }

-static ulong imx8_clk_set_rate(struct clk *clk, unsigned long rate) +__weak ulong imx8_clk_set_rate(struct clk *clk, unsigned long rate) { - sc_pm_clk_t pm_clk; - u32 new_rate = rate; - u16 resource; - int ret; - - debug("%s(#%lu), rate: %lu\n", __func__, clk->id, rate); - - switch (clk->id) { - case IMX8QXP_I2C0_CLK: - resource = SC_R_I2C_0; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_I2C1_CLK: - resource = SC_R_I2C_1; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_I2C2_CLK: - resource = SC_R_I2C_2; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_I2C3_CLK: - resource = SC_R_I2C_3; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_UART0_CLK: - resource = SC_R_UART_0; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_UART1_CLK: - resource = SC_R_UART_1; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_UART2_CLK: - resource = SC_R_UART_2; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_UART3_CLK: - resource = SC_R_UART_3; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_SDHC0_IPG_CLK: - case IMX8QXP_SDHC0_CLK: - case IMX8QXP_SDHC0_DIV: - resource = SC_R_SDHC_0; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_SDHC1_SEL: - case IMX8QXP_SDHC0_SEL: - return 0; - case IMX8QXP_SDHC1_IPG_CLK: - case IMX8QXP_SDHC1_CLK: - case IMX8QXP_SDHC1_DIV: - resource = SC_R_SDHC_1; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_ENET0_IPG_CLK: - case IMX8QXP_ENET0_AHB_CLK: - case IMX8QXP_ENET0_REF_DIV: - case IMX8QXP_ENET0_PTP_CLK: - resource = SC_R_ENET_0; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_ENET1_IPG_CLK: - case IMX8QXP_ENET1_AHB_CLK: - case IMX8QXP_ENET1_REF_DIV: - case IMX8QXP_ENET1_PTP_CLK: - resource = SC_R_ENET_1; - pm_clk = SC_PM_CLK_PER; - break; - default: - if (clk->id < IMX8QXP_UART0_IPG_CLK || - clk->id >= IMX8QXP_CLK_END) { - printf("%s(Invalid clk ID #%lu)\n", - __func__, clk->id); - return -EINVAL; - } - return -ENOTSUPP; - }; - - ret = sc_pm_set_clock_rate(-1, resource, pm_clk, &new_rate); - if (ret) { - printf("%s err %d\n", __func__, ret); - return ret; - } - - return new_rate; + return 0; }

-static int __imx8_clk_enable(struct clk *clk, bool enable) +__weak int __imx8_clk_enable(struct clk *clk, bool enable) { - sc_pm_clk_t pm_clk; - u16 resource; - int ret; - - debug("%s(#%lu)\n", __func__, clk->id); - - switch (clk->id) { - case IMX8QXP_I2C0_CLK: - resource = SC_R_I2C_0; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_I2C1_CLK: - resource = SC_R_I2C_1; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_I2C2_CLK: - resource = SC_R_I2C_2; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_I2C3_CLK: - resource = SC_R_I2C_3; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_UART0_CLK: - resource = SC_R_UART_0; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_UART1_CLK: - resource = SC_R_UART_1; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_UART2_CLK: - resource = SC_R_UART_2; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_UART3_CLK: - resource = SC_R_UART_3; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_SDHC0_IPG_CLK: - case IMX8QXP_SDHC0_CLK: - case IMX8QXP_SDHC0_DIV: - resource = SC_R_SDHC_0; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_SDHC1_IPG_CLK: - case IMX8QXP_SDHC1_CLK: - case IMX8QXP_SDHC1_DIV: - resource = SC_R_SDHC_1; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_ENET0_IPG_CLK: - case IMX8QXP_ENET0_AHB_CLK: - case IMX8QXP_ENET0_REF_DIV: - case IMX8QXP_ENET0_PTP_CLK: - resource = SC_R_ENET_0; - pm_clk = SC_PM_CLK_PER; - break; - case IMX8QXP_ENET1_IPG_CLK: - case IMX8QXP_ENET1_AHB_CLK: - case IMX8QXP_ENET1_REF_DIV: - case IMX8QXP_ENET1_PTP_CLK: - resource = SC_R_ENET_1; - pm_clk = SC_PM_CLK_PER; - break; - default: - if (clk->id < IMX8QXP_UART0_IPG_CLK || - clk->id >= IMX8QXP_CLK_END) { - printf("%s(Invalid clk ID #%lu)\n", - __func__, clk->id); - return -EINVAL; - } - return -ENOTSUPP; - } - - ret = sc_pm_clock_enable(-1, resource, pm_clk, enable, 0); - if (ret) { - printf("%s err %d\n", __func__, ret); - return ret; - } - - return 0; + return -ENOTSUPP; }

static int imx8_clk_disable(struct clk *clk) @@ -336,7 +55,7 @@ int soc_clk_dump(void)

printf("Clk\t\tHz\n");

- for (i = 0; i < ARRAY_SIZE(imx8_clk_names); i++) { + for (i = 0; i < num_clks; i++) { clk.id = imx8_clk_names[i].id; ret = clk_request(dev, &clk); if (ret < 0) { diff --git a/drivers/clk/imx/clk-imx8.h b/drivers/clk/imx/clk-imx8.h new file mode 100644 index 0000000000..68ad6755e8 --- /dev/null +++ b/drivers/clk/imx/clk-imx8.h @@ -0,0 +1,19 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Copyright 2018 NXP + * Peng Fan peng.fan@nxp.com + */ + +struct imx8_clks { + ulong id; + const char *name; +}; + +#if CONFIG_IS_ENABLED(CMD_CLK) +extern struct imx8_clks imx8_clk_names[]; +extern int num_clks; +#endif + +ulong imx8_clk_get_rate(struct clk *clk); +ulong imx8_clk_set_rate(struct clk *clk, unsigned long rate); +int __imx8_clk_enable(struct clk *clk, bool enable); diff --git a/drivers/clk/imx/clk-imx8qxp.c b/drivers/clk/imx/clk-imx8qxp.c new file mode 100644 index 0000000000..1fca36ac91 --- /dev/null +++ b/drivers/clk/imx/clk-imx8qxp.c @@ -0,0 +1,311 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2018 NXP + * Peng Fan peng.fan@nxp.com + */ + +#include <common.h> +#include <clk-uclass.h> +#include <dm.h> +#include <asm/arch/sci/sci.h> +#include <asm/arch/clock.h> +#include <dt-bindings/clock/imx8qxp-clock.h> +#include <dt-bindings/soc/imx_rsrc.h> +#include <misc.h> + +#include "clk-imx8.h" + +#if CONFIG_IS_ENABLED(CMD_CLK) +struct imx8_clks imx8_clk_names[] = { + { IMX8QXP_A35_DIV, "A35_DIV" }, + { IMX8QXP_I2C0_CLK, "I2C0" }, + { IMX8QXP_I2C1_CLK, "I2C1" }, + { IMX8QXP_I2C2_CLK, "I2C2" }, + { IMX8QXP_I2C3_CLK, "I2C3" }, + { IMX8QXP_UART0_CLK, "UART0" }, + { IMX8QXP_UART1_CLK, "UART1" }, + { IMX8QXP_UART2_CLK, "UART2" }, + { IMX8QXP_UART3_CLK, "UART3" }, + { IMX8QXP_SDHC0_CLK, "SDHC0" }, + { IMX8QXP_SDHC1_CLK, "SDHC1" }, + { IMX8QXP_ENET0_AHB_CLK, "ENET0_AHB" }, + { IMX8QXP_ENET0_IPG_CLK, "ENET0_IPG" }, + { IMX8QXP_ENET0_REF_DIV, "ENET0_REF" }, + { IMX8QXP_ENET0_PTP_CLK, "ENET0_PTP" }, + { IMX8QXP_ENET1_AHB_CLK, "ENET1_AHB" }, + { IMX8QXP_ENET1_IPG_CLK, "ENET1_IPG" }, + { IMX8QXP_ENET1_REF_DIV, "ENET1_REF" }, + { IMX8QXP_ENET1_PTP_CLK, "ENET1_PTP" }, +}; + +int num_clks = ARRAY_SIZE(imx8_clk_names); +#endif + +ulong imx8_clk_get_rate(struct clk *clk) +{ + sc_pm_clk_t pm_clk; + ulong rate; + u16 resource; + int ret; + + debug("%s(#%lu)\n", __func__, clk->id); + + switch (clk->id) { + case IMX8QXP_A35_DIV: + resource = SC_R_A35; + pm_clk = SC_PM_CLK_CPU; + break; + case IMX8QXP_I2C0_CLK: + resource = SC_R_I2C_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_I2C1_CLK: + resource = SC_R_I2C_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_I2C2_CLK: + resource = SC_R_I2C_2; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_I2C3_CLK: + resource = SC_R_I2C_3; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_SDHC0_IPG_CLK: + case IMX8QXP_SDHC0_CLK: + case IMX8QXP_SDHC0_DIV: + resource = SC_R_SDHC_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_SDHC1_IPG_CLK: + case IMX8QXP_SDHC1_CLK: + case IMX8QXP_SDHC1_DIV: + resource = SC_R_SDHC_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_UART0_IPG_CLK: + case IMX8QXP_UART0_CLK: + resource = SC_R_UART_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_UART1_CLK: + resource = SC_R_UART_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_UART2_CLK: + resource = SC_R_UART_2; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_UART3_CLK: + resource = SC_R_UART_3; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_ENET0_IPG_CLK: + case IMX8QXP_ENET0_AHB_CLK: + case IMX8QXP_ENET0_REF_DIV: + case IMX8QXP_ENET0_PTP_CLK: + resource = SC_R_ENET_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_ENET1_IPG_CLK: + case IMX8QXP_ENET1_AHB_CLK: + case IMX8QXP_ENET1_REF_DIV: + case IMX8QXP_ENET1_PTP_CLK: + resource = SC_R_ENET_1; + pm_clk = SC_PM_CLK_PER; + break; + default: + if (clk->id < IMX8QXP_UART0_IPG_CLK || + clk->id >= IMX8QXP_CLK_END) { + printf("%s(Invalid clk ID #%lu)\n", + __func__, clk->id); + return -EINVAL; + } + return -ENOTSUPP; + }; + + ret = sc_pm_get_clock_rate(-1, resource, pm_clk, + (sc_pm_clock_rate_t *)&rate); + if (ret) { + printf("%s err %d\n", __func__, ret); + return ret; + } + + return rate; +} + +ulong imx8_clk_set_rate(struct clk *clk, unsigned long rate) +{ + sc_pm_clk_t pm_clk; + u32 new_rate = rate; + u16 resource; + int ret; + + debug("%s(#%lu), rate: %lu\n", __func__, clk->id, rate); + + switch (clk->id) { + case IMX8QXP_I2C0_CLK: + resource = SC_R_I2C_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_I2C1_CLK: + resource = SC_R_I2C_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_I2C2_CLK: + resource = SC_R_I2C_2; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_I2C3_CLK: + resource = SC_R_I2C_3; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_UART0_CLK: + resource = SC_R_UART_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_UART1_CLK: + resource = SC_R_UART_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_UART2_CLK: + resource = SC_R_UART_2; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_UART3_CLK: + resource = SC_R_UART_3; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_SDHC0_IPG_CLK: + case IMX8QXP_SDHC0_CLK: + case IMX8QXP_SDHC0_DIV: + resource = SC_R_SDHC_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_SDHC1_SEL: + case IMX8QXP_SDHC0_SEL: + return 0; + case IMX8QXP_SDHC1_IPG_CLK: + case IMX8QXP_SDHC1_CLK: + case IMX8QXP_SDHC1_DIV: + resource = SC_R_SDHC_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_ENET0_IPG_CLK: + case IMX8QXP_ENET0_AHB_CLK: + case IMX8QXP_ENET0_REF_DIV: + case IMX8QXP_ENET0_PTP_CLK: + resource = SC_R_ENET_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_ENET1_IPG_CLK: + case IMX8QXP_ENET1_AHB_CLK: + case IMX8QXP_ENET1_REF_DIV: + case IMX8QXP_ENET1_PTP_CLK: + resource = SC_R_ENET_1; + pm_clk = SC_PM_CLK_PER; + break; + default: + if (clk->id < IMX8QXP_UART0_IPG_CLK || + clk->id >= IMX8QXP_CLK_END) { + printf("%s(Invalid clk ID #%lu)\n", + __func__, clk->id); + return -EINVAL; + } + return -ENOTSUPP; + }; + + ret = sc_pm_set_clock_rate(-1, resource, pm_clk, &new_rate); + if (ret) { + printf("%s err %d\n", __func__, ret); + return ret; + } + + return new_rate; +} + +int __imx8_clk_enable(struct clk *clk, bool enable) +{ + sc_pm_clk_t pm_clk; + u16 resource; + int ret; + + debug("%s(#%lu)\n", __func__, clk->id); + + switch (clk->id) { + case IMX8QXP_I2C0_CLK: + resource = SC_R_I2C_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_I2C1_CLK: + resource = SC_R_I2C_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_I2C2_CLK: + resource = SC_R_I2C_2; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_I2C3_CLK: + resource = SC_R_I2C_3; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_UART0_CLK: + resource = SC_R_UART_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_UART1_CLK: + resource = SC_R_UART_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_UART2_CLK: + resource = SC_R_UART_2; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_UART3_CLK: + resource = SC_R_UART_3; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_SDHC0_IPG_CLK: + case IMX8QXP_SDHC0_CLK: + case IMX8QXP_SDHC0_DIV: + resource = SC_R_SDHC_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_SDHC1_IPG_CLK: + case IMX8QXP_SDHC1_CLK: + case IMX8QXP_SDHC1_DIV: + resource = SC_R_SDHC_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_ENET0_IPG_CLK: + case IMX8QXP_ENET0_AHB_CLK: + case IMX8QXP_ENET0_REF_DIV: + case IMX8QXP_ENET0_PTP_CLK: + resource = SC_R_ENET_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QXP_ENET1_IPG_CLK: + case IMX8QXP_ENET1_AHB_CLK: + case IMX8QXP_ENET1_REF_DIV: + case IMX8QXP_ENET1_PTP_CLK: + resource = SC_R_ENET_1; + pm_clk = SC_PM_CLK_PER; + break; + default: + if (clk->id < IMX8QXP_UART0_IPG_CLK || + clk->id >= IMX8QXP_CLK_END) { + printf("%s(Invalid clk ID #%lu)\n", + __func__, clk->id); + return -EINVAL; + } + return -ENOTSUPP; + } + + ret = sc_pm_clock_enable(-1, resource, pm_clk, enable, 0); + if (ret) { + printf("%s err %d\n", __func__, ret); + return ret; + } + + return 0; +}

-- 2.16.4

sbabic＠denx.de

26 Apr 26 Apr

11:45 a.m.

New subject: [U-Boot] [U-Boot, RESEND, 06/10] clk: imx8: split code into common and soc specific part

...

To make it easy to add new clk driver for i.MX8, split the code into common part and SoC specific part. Make the get/set/enable non static and introduce a num_clks for soc_clk_dump, because the arrays are moved to clk-imx8qxp.c. Signed-off-by: Peng Fan peng.fan@nxp.com

Applied to u-boot-imx, master, thanks !

Best regards, Stefano Babic

Peng Fan

5 Mar 5 Mar

3:32 a.m.

New subject: [U-Boot] [PATCH RESEND 07/10] clk: imx8: add i.MX8QM clk driver

Add i.MX8QM clk driver, SDHC/FEC/UART/I2C supported.

Signed-off-by: Peng Fan peng.fan@nxp.com --- drivers/clk/imx/Makefile | 1 + drivers/clk/imx/clk-imx8.c | 1 + drivers/clk/imx/clk-imx8qm.c | 307 +++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 309 insertions(+) create mode 100644 drivers/clk/imx/clk-imx8qm.c

diff --git a/drivers/clk/imx/Makefile b/drivers/clk/imx/Makefile index d07d91b88f..eb379c188a 100644 --- a/drivers/clk/imx/Makefile +++ b/drivers/clk/imx/Makefile @@ -6,4 +6,5 @@ obj-$(CONFIG_CLK_IMX8) += clk-imx8.o

ifdef CONFIG_CLK_IMX8 obj-$(CONFIG_IMX8QXP) += clk-imx8qxp.o +obj-$(CONFIG_IMX8QM) += clk-imx8qm.o endif diff --git a/drivers/clk/imx/clk-imx8.c b/drivers/clk/imx/clk-imx8.c index c69a9ed867..a755e26501 100644 --- a/drivers/clk/imx/clk-imx8.c +++ b/drivers/clk/imx/clk-imx8.c @@ -101,6 +101,7 @@ static int imx8_clk_probe(struct udevice *dev)

static const struct udevice_id imx8_clk_ids[] = { { .compatible = "fsl,imx8qxp-clk" }, + { .compatible = "fsl,imx8qm-clk" }, { }, };

diff --git a/drivers/clk/imx/clk-imx8qm.c b/drivers/clk/imx/clk-imx8qm.c new file mode 100644 index 0000000000..6b5561e178 --- /dev/null +++ b/drivers/clk/imx/clk-imx8qm.c @@ -0,0 +1,307 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright 2018 NXP + * Peng Fan peng.fan@nxp.com + */ + +#include <common.h> +#include <clk-uclass.h> +#include <dm.h> +#include <asm/arch/sci/sci.h> +#include <asm/arch/clock.h> +#include <dt-bindings/clock/imx8qm-clock.h> +#include <dt-bindings/soc/imx_rsrc.h> +#include <misc.h> + +#include "clk-imx8.h" + +#if CONFIG_IS_ENABLED(CMD_CLK) +struct imx8_clks imx8_clk_names[] = { + { IMX8QM_A53_DIV, "A53_DIV" }, + { IMX8QM_UART0_CLK, "UART0" }, + { IMX8QM_UART1_CLK, "UART1" }, + { IMX8QM_UART2_CLK, "UART2" }, + { IMX8QM_UART3_CLK, "UART3" }, + { IMX8QM_SDHC0_CLK, "SDHC0" }, + { IMX8QM_SDHC1_CLK, "SDHC1" }, + { IMX8QM_SDHC2_CLK, "SDHC2" }, + { IMX8QM_ENET0_AHB_CLK, "ENET0_AHB" }, + { IMX8QM_ENET0_IPG_CLK, "ENET0_IPG" }, + { IMX8QM_ENET0_REF_DIV, "ENET0_REF" }, + { IMX8QM_ENET0_PTP_CLK, "ENET0_PTP" }, + { IMX8QM_ENET1_AHB_CLK, "ENET1_AHB" }, + { IMX8QM_ENET1_IPG_CLK, "ENET1_IPG" }, + { IMX8QM_ENET1_REF_DIV, "ENET1_REF" }, + { IMX8QM_ENET1_PTP_CLK, "ENET1_PTP" }, +}; + +int num_clks = ARRAY_SIZE(imx8_clk_names); +#endif + +ulong imx8_clk_get_rate(struct clk *clk) +{ + sc_pm_clk_t pm_clk; + ulong rate; + u16 resource; + int ret; + + debug("%s(#%lu)\n", __func__, clk->id); + + switch (clk->id) { + case IMX8QM_A53_DIV: + resource = SC_R_A53; + pm_clk = SC_PM_CLK_CPU; + break; + case IMX8QM_I2C0_CLK: + resource = SC_R_I2C_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_I2C1_CLK: + resource = SC_R_I2C_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_I2C2_CLK: + resource = SC_R_I2C_2; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_I2C3_CLK: + resource = SC_R_I2C_3; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_SDHC0_IPG_CLK: + case IMX8QM_SDHC0_CLK: + case IMX8QM_SDHC0_DIV: + resource = SC_R_SDHC_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_SDHC1_IPG_CLK: + case IMX8QM_SDHC1_CLK: + case IMX8QM_SDHC1_DIV: + resource = SC_R_SDHC_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_UART0_IPG_CLK: + case IMX8QM_UART0_CLK: + resource = SC_R_UART_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_UART1_CLK: + resource = SC_R_UART_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_UART2_CLK: + resource = SC_R_UART_2; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_UART3_CLK: + resource = SC_R_UART_3; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_ENET0_IPG_CLK: + case IMX8QM_ENET0_AHB_CLK: + case IMX8QM_ENET0_REF_DIV: + case IMX8QM_ENET0_PTP_CLK: + resource = SC_R_ENET_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_ENET1_IPG_CLK: + case IMX8QM_ENET1_AHB_CLK: + case IMX8QM_ENET1_REF_DIV: + case IMX8QM_ENET1_PTP_CLK: + resource = SC_R_ENET_1; + pm_clk = SC_PM_CLK_PER; + break; + default: + if (clk->id < IMX8QM_UART0_IPG_CLK || + clk->id >= IMX8QM_CLK_END) { + printf("%s(Invalid clk ID #%lu)\n", + __func__, clk->id); + return -EINVAL; + } + return -ENOTSUPP; + }; + + ret = sc_pm_get_clock_rate(-1, resource, pm_clk, + (sc_pm_clock_rate_t *)&rate); + if (ret) { + printf("%s err %d\n", __func__, ret); + return ret; + } + + return rate; +} + +ulong imx8_clk_set_rate(struct clk *clk, unsigned long rate) +{ + sc_pm_clk_t pm_clk; + u32 new_rate = rate; + u16 resource; + int ret; + + debug("%s(#%lu), rate: %lu\n", __func__, clk->id, rate); + + switch (clk->id) { + case IMX8QM_I2C0_CLK: + resource = SC_R_I2C_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_I2C1_CLK: + resource = SC_R_I2C_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_I2C2_CLK: + resource = SC_R_I2C_2; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_I2C3_CLK: + resource = SC_R_I2C_3; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_UART0_CLK: + resource = SC_R_UART_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_UART1_CLK: + resource = SC_R_UART_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_UART2_CLK: + resource = SC_R_UART_2; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_UART3_CLK: + resource = SC_R_UART_3; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_SDHC0_IPG_CLK: + case IMX8QM_SDHC0_CLK: + case IMX8QM_SDHC0_DIV: + resource = SC_R_SDHC_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_SDHC1_IPG_CLK: + case IMX8QM_SDHC1_CLK: + case IMX8QM_SDHC1_DIV: + resource = SC_R_SDHC_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_ENET0_IPG_CLK: + case IMX8QM_ENET0_AHB_CLK: + case IMX8QM_ENET0_REF_DIV: + case IMX8QM_ENET0_PTP_CLK: + case IMX8QM_ENET0_ROOT_DIV: + resource = SC_R_ENET_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_ENET1_IPG_CLK: + case IMX8QM_ENET1_AHB_CLK: + case IMX8QM_ENET1_REF_DIV: + case IMX8QM_ENET1_PTP_CLK: + case IMX8QM_ENET1_ROOT_DIV: + resource = SC_R_ENET_1; + pm_clk = SC_PM_CLK_PER; + break; + default: + if (clk->id < IMX8QM_UART0_IPG_CLK || + clk->id >= IMX8QM_CLK_END) { + printf("%s(Invalid clk ID #%lu)\n", + __func__, clk->id); + return -EINVAL; + } + return -ENOTSUPP; + }; + + ret = sc_pm_set_clock_rate(-1, resource, pm_clk, &new_rate); + if (ret) { + printf("%s err %d\n", __func__, ret); + return ret; + } + + return new_rate; +} + +int __imx8_clk_enable(struct clk *clk, bool enable) +{ + sc_pm_clk_t pm_clk; + u16 resource; + int ret; + + debug("%s(#%lu)\n", __func__, clk->id); + + switch (clk->id) { + case IMX8QM_I2C0_CLK: + resource = SC_R_I2C_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_I2C1_CLK: + resource = SC_R_I2C_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_I2C2_CLK: + resource = SC_R_I2C_2; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_I2C3_CLK: + resource = SC_R_I2C_3; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_UART0_CLK: + resource = SC_R_UART_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_UART1_CLK: + resource = SC_R_UART_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_UART2_CLK: + resource = SC_R_UART_2; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_UART3_CLK: + resource = SC_R_UART_3; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_SDHC0_IPG_CLK: + case IMX8QM_SDHC0_CLK: + case IMX8QM_SDHC0_DIV: + resource = SC_R_SDHC_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_SDHC1_IPG_CLK: + case IMX8QM_SDHC1_CLK: + case IMX8QM_SDHC1_DIV: + resource = SC_R_SDHC_1; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_ENET0_IPG_CLK: + case IMX8QM_ENET0_AHB_CLK: + case IMX8QM_ENET0_REF_DIV: + case IMX8QM_ENET0_PTP_CLK: + resource = SC_R_ENET_0; + pm_clk = SC_PM_CLK_PER; + break; + case IMX8QM_ENET1_IPG_CLK: + case IMX8QM_ENET1_AHB_CLK: + case IMX8QM_ENET1_REF_DIV: + case IMX8QM_ENET1_PTP_CLK: + resource = SC_R_ENET_1; + pm_clk = SC_PM_CLK_PER; + break; + default: + if (clk->id < IMX8QM_UART0_IPG_CLK || + clk->id >= IMX8QM_CLK_END) { + printf("%s(Invalid clk ID #%lu)\n", + __func__, clk->id); + return -EINVAL; + } + return -ENOTSUPP; + } + + ret = sc_pm_clock_enable(-1, resource, pm_clk, enable, 0); + if (ret) { + printf("%s err %d\n", __func__, ret); + return ret; + } + + return 0; +}

-- 2.16.4

sbabic＠denx.de

26 Apr 26 Apr

11:37 a.m.

New subject: [U-Boot] [U-Boot,RESEND,07/10] clk: imx8: add i.MX8QM clk driver

...

Add i.MX8QM clk driver, SDHC/FEC/UART/I2C supported. Signed-off-by: Peng Fan peng.fan@nxp.com

Applied to u-boot-imx, master, thanks !

Best regards, Stefano Babic

Peng Fan

5 Mar 5 Mar

3:32 a.m.

New subject: [U-Boot] [PATCH RESEND 08/10] imx8: imx8-pins: add i.MX8QM

Add i.MX8QM entry

Signed-off-by: Peng Fan peng.fan@nxp.com --- arch/arm/include/asm/arch-imx8/imx8-pins.h | 2 ++ 1 file changed, 2 insertions(+)

diff --git a/arch/arm/include/asm/arch-imx8/imx8-pins.h b/arch/arm/include/asm/arch-imx8/imx8-pins.h index dcced1010b..2130298163 100644 --- a/arch/arm/include/asm/arch-imx8/imx8-pins.h +++ b/arch/arm/include/asm/arch-imx8/imx8-pins.h @@ -8,6 +8,8 @@

#if defined(CONFIG_IMX8QXP) #include <dt-bindings/pinctrl/pads-imx8qxp.h> +#elif defined(CONFIG_IMX8QM) +#include <dt-bindings/pinctrl/pads-imx8qm.h> #else #error "No pin header" #endif

-- 2.16.4

sbabic＠denx.de

26 Apr 26 Apr

11:45 a.m.

New subject: [U-Boot] [U-Boot,RESEND,08/10] imx8: imx8-pins: add i.MX8QM

...

Add i.MX8QM entry Signed-off-by: Peng Fan peng.fan@nxp.com

Applied to u-boot-imx, master, thanks !

Best regards, Stefano Babic

Peng Fan

5 Mar 5 Mar

3:32 a.m.

New subject: [U-Boot] [PATCH RESEND 09/10] misc: imx8: scu: add i.MX8QM support

According to IMX8QXP/8QM config option, choose the clk/iomuxc compatible.

Signed-off-by: Peng Fan peng.fan@nxp.com --- drivers/misc/imx8/scu.c | 16 +++++++++++++--- 1 file changed, 13 insertions(+), 3 deletions(-)

diff --git a/drivers/misc/imx8/scu.c b/drivers/misc/imx8/scu.c index 1b9c49c99c..9ec00457b8 100644 --- a/drivers/misc/imx8/scu.c +++ b/drivers/misc/imx8/scu.c @@ -219,11 +219,21 @@ static int imx8_scu_bind(struct udevice *dev) int ret; struct udevice *child; int node; + char *clk_compatible, *iomuxc_compatible; + + if (IS_ENABLED(CONFIG_IMX8QXP)) { + clk_compatible = "fsl,imx8qxp-clk"; + iomuxc_compatible = "fsl,imx8qxp-iomuxc"; + } else if (IS_ENABLED(CONFIG_IMX8QM)) { + clk_compatible = "fsl,imx8qm-clk"; + iomuxc_compatible = "fsl,imx8qm-iomuxc"; + } else { + return -EINVAL; + }

debug("%s(dev=%p)\n", __func__, dev);

- node = fdt_node_offset_by_compatible(gd->fdt_blob, -1, - "fsl,imx8qxp-clk"); + node = fdt_node_offset_by_compatible(gd->fdt_blob, -1, clk_compatible); if (node < 0) panic("No clk node found\n");

@@ -234,7 +244,7 @@ static int imx8_scu_bind(struct udevice *dev) plat->clk = child;

node = fdt_node_offset_by_compatible(gd->fdt_blob, -1, - "fsl,imx8qxp-iomuxc"); + iomuxc_compatible); if (node < 0) panic("No iomuxc node found\n");

-- 2.16.4

sbabic＠denx.de

26 Apr 26 Apr

11:38 a.m.

New subject: [U-Boot] [U-Boot, RESEND, 09/10] misc: imx8: scu: add i.MX8QM support

...

According to IMX8QXP/8QM config option, choose the clk/iomuxc compatible. Signed-off-by: Peng Fan peng.fan@nxp.com

Applied to u-boot-imx, master, thanks !

Best regards, Stefano Babic

Peng Fan

5 Mar 5 Mar

3:32 a.m.

New subject: [U-Boot] [PATCH RESEND 10/10] imx: support i.MX8QM MEK board

Add i.MX8QM MEK board support. Included a basic dts, enabled SPL FIT

Boot log as below: U-Boot SPL 2019.01-rc1-00029-gf002213219 (Dec 24 2018 - 10:28:30 +0800) Normal Boot Trying to boot from MMC2_2

U-Boot 2019.01-rc1-00029-gf002213219 (Dec 24 2018 - 10:28:30 +0800)

CPU: NXP i.MX8QM RevB A53 at 142933 MHz

Model: Freescale i.MX8QM MEK Board: iMX8QM MEK Build: SCFW 9330215b Boot: SD1 DRAM: 6 GiB MMC: FSL_SDHC: 0, FSL_SDHC: 1 Loading Environment from MMC... *** Warning - bad CRC, using default environment

In: serial@5a060000 Out: serial@5a060000 Err: serial@5a060000 Net: Error: ethernet@5b040000 address not set. eth-1: ethernet@5b040000 Hit any key to stop autoboot: 0

Signed-off-by: Peng Fan peng.fan@nxp.com --- arch/arm/dts/Makefile | 4 +- arch/arm/dts/fsl-imx8qm-mek-u-boot.dtsi | 112 +++++++++++++++++++ arch/arm/dts/fsl-imx8qm-mek.dts | 184 ++++++++++++++++++++++++++++++++ arch/arm/mach-imx/imx8/Kconfig | 6 ++ board/freescale/imx8qm_mek/Kconfig | 14 +++ board/freescale/imx8qm_mek/MAINTAINERS | 6 ++ board/freescale/imx8qm_mek/Makefile | 8 ++ board/freescale/imx8qm_mek/README | 57 ++++++++++ board/freescale/imx8qm_mek/imx8qm_mek.c | 157 +++++++++++++++++++++++++++ board/freescale/imx8qm_mek/imximage.cfg | 19 ++++ board/freescale/imx8qm_mek/spl.c | 75 +++++++++++++ configs/imx8qm_mek_defconfig | 75 +++++++++++++ include/configs/imx8qm_mek.h | 176 ++++++++++++++++++++++++++++++ 13 files changed, 892 insertions(+), 1 deletion(-) create mode 100644 arch/arm/dts/fsl-imx8qm-mek-u-boot.dtsi create mode 100644 arch/arm/dts/fsl-imx8qm-mek.dts create mode 100644 board/freescale/imx8qm_mek/Kconfig create mode 100644 board/freescale/imx8qm_mek/MAINTAINERS create mode 100644 board/freescale/imx8qm_mek/Makefile create mode 100644 board/freescale/imx8qm_mek/README create mode 100644 board/freescale/imx8qm_mek/imx8qm_mek.c create mode 100644 board/freescale/imx8qm_mek/imximage.cfg create mode 100644 board/freescale/imx8qm_mek/spl.c create mode 100644 configs/imx8qm_mek_defconfig create mode 100644 include/configs/imx8qm_mek.h

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 2a040b20a5..954d595391 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -486,7 +486,9 @@ dtb-$(CONFIG_MX7) += imx7d-sdb.dtb \

dtb-$(CONFIG_ARCH_MX7ULP) += imx7ulp-evk.dtb

-dtb-$(CONFIG_ARCH_IMX8) += fsl-imx8qxp-mek.dtb +dtb-$(CONFIG_ARCH_IMX8) += \ + fsl-imx8qxp-mek.dtb \ + fsl-imx8qm-mek.dtb \

dtb-$(CONFIG_ARCH_IMX8M) += fsl-imx8mq-evk.dtb

diff --git a/arch/arm/dts/fsl-imx8qm-mek-u-boot.dtsi b/arch/arm/dts/fsl-imx8qm-mek-u-boot.dtsi new file mode 100644 index 0000000000..5d50eb028e --- /dev/null +++ b/arch/arm/dts/fsl-imx8qm-mek-u-boot.dtsi @@ -0,0 +1,112 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2018 NXP + */ + +&mu { + u-boot,dm-spl; +}; + +&clk { + u-boot,dm-spl; +}; + +&iomuxc { + u-boot,dm-spl; +}; + +&pd_lsio { + u-boot,dm-spl; +}; + +&pd_lsio_gpio0 { + u-boot,dm-spl; +}; + +&pd_lsio_gpio1 { + u-boot,dm-spl; +}; + +&pd_lsio_gpio2 { + u-boot,dm-spl; +}; + +&pd_lsio_gpio3 { + u-boot,dm-spl; +}; + +&pd_lsio_gpio4 { + u-boot,dm-spl; +}; + +&pd_lsio_gpio5 { + u-boot,dm-spl; +}; + +&pd_lsio_gpio6 { + u-boot,dm-spl; +}; + +&pd_lsio_gpio7 { + u-boot,dm-spl; +}; + +&pd_conn { + u-boot,dm-spl; +}; + +&pd_conn_sdch0 { + u-boot,dm-spl; +}; + +&pd_conn_sdch1 { + u-boot,dm-spl; +}; + +&pd_conn_sdch2 { + u-boot,dm-spl; +}; + +&gpio0 { + u-boot,dm-spl; +}; + +&gpio1 { + u-boot,dm-spl; +}; + +&gpio2 { + u-boot,dm-spl; +}; + +&gpio3 { + u-boot,dm-spl; +}; + +&gpio4 { + u-boot,dm-spl; +}; + +&gpio5 { + u-boot,dm-spl; +}; + +&gpio6 { + u-boot,dm-spl; +}; + +&gpio7 { + u-boot,dm-spl; +}; + +&lpuart0 { + u-boot,dm-spl; +}; + +&usdhc1 { + u-boot,dm-spl; +}; + +&usdhc2 { + u-boot,dm-spl; +}; diff --git a/arch/arm/dts/fsl-imx8qm-mek.dts b/arch/arm/dts/fsl-imx8qm-mek.dts new file mode 100644 index 0000000000..63908ba6bf --- /dev/null +++ b/arch/arm/dts/fsl-imx8qm-mek.dts @@ -0,0 +1,184 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2017-2018 NXP + */ + +/dts-v1/; + +#include "fsl-imx8qm.dtsi" +#include "fsl-imx8qm-mek-u-boot.dtsi" + +/ { + model = "Freescale i.MX8QM MEK"; + compatible = "fsl,imx8qm-mek", "fsl,imx8qm"; + + chosen { + bootargs = "console=ttyLP0,115200 earlycon=lpuart32,0x5a060000,115200"; + stdout-path = &lpuart0; + }; + + reg_usdhc2_vmmc: usdhc2_vmmc { + compatible = "regulator-fixed"; + regulator-name = "sw-3p3-sd1"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpio4 7 GPIO_ACTIVE_HIGH>; + off-on-delay = <4800>; + enable-active-high; + }; +}; + +&iomuxc { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_hog>; + + imx8qm-mek { + pinctrl_hog: hoggrp { + fsl,pins = < + SC_P_MCLK_OUT0_AUD_ACM_MCLK_OUT0 0x0600004c + SC_P_QSPI1A_DATA1_LSIO_GPIO4_IO25 0x0600004c + SC_P_SCU_GPIO0_03_LSIO_GPIO0_IO31 0x0600004c + >; + }; + + pinctrl_fec1: fec1grp { + fsl,pins = < + SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB_PAD 0x000014a0 + SC_P_ENET0_MDC_CONN_ENET0_MDC 0x06000020 + SC_P_ENET0_MDIO_CONN_ENET0_MDIO 0x06000020 + SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL 0x00000061 + SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC 0x00000061 + SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0 0x00000061 + SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1 0x00000061 + SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2 0x00000061 + SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3 0x00000061 + SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC 0x00000061 + SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL 0x00000061 + SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0 0x00000061 + SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1 0x00000061 + SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2 0x00000061 + SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3 0x00000061 + >; + }; + + pinctrl_fec2: fec2grp { + fsl,pins = < + SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETA_PAD 0x000014a0 + SC_P_ENET1_RGMII_TX_CTL_CONN_ENET1_RGMII_TX_CTL 0x00000060 + SC_P_ENET1_RGMII_TXC_CONN_ENET1_RGMII_TXC 0x00000060 + SC_P_ENET1_RGMII_TXD0_CONN_ENET1_RGMII_TXD0 0x00000060 + SC_P_ENET1_RGMII_TXD1_CONN_ENET1_RGMII_TXD1 0x00000060 + SC_P_ENET1_RGMII_TXD2_CONN_ENET1_RGMII_TXD2 0x00000060 + SC_P_ENET1_RGMII_TXD3_CONN_ENET1_RGMII_TXD3 0x00000060 + SC_P_ENET1_RGMII_RXC_CONN_ENET1_RGMII_RXC 0x00000060 + SC_P_ENET1_RGMII_RX_CTL_CONN_ENET1_RGMII_RX_CTL 0x00000060 + SC_P_ENET1_RGMII_RXD0_CONN_ENET1_RGMII_RXD0 0x00000060 + SC_P_ENET1_RGMII_RXD1_CONN_ENET1_RGMII_RXD1 0x00000060 + SC_P_ENET1_RGMII_RXD2_CONN_ENET1_RGMII_RXD2 0x00000060 + SC_P_ENET1_RGMII_RXD3_CONN_ENET1_RGMII_RXD3 0x00000060 + >; + }; + + pinctrl_lpuart0: lpuart0grp { + fsl,pins = < + SC_P_UART0_RX_DMA_UART0_RX 0x06000020 + SC_P_UART0_TX_DMA_UART0_TX 0x06000020 + >; + }; + + pinctrl_usdhc1: usdhc1grp { + fsl,pins = < + SC_P_EMMC0_CLK_CONN_EMMC0_CLK 0x06000041 + SC_P_EMMC0_CMD_CONN_EMMC0_CMD 0x00000021 + SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0 0x00000021 + SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1 0x00000021 + SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2 0x00000021 + SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3 0x00000021 + SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4 0x00000021 + SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5 0x00000021 + SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6 0x00000021 + SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7 0x00000021 + SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE 0x00000041 + SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B 0x00000021 + >; + }; + + pinctrl_usdhc2_gpio: usdhc2grpgpio { + fsl,pins = < + SC_P_USDHC1_DATA6_LSIO_GPIO5_IO21 0x00000021 + SC_P_USDHC1_DATA7_LSIO_GPIO5_IO22 0x00000021 + SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO07 0x00000021 + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins = < + SC_P_USDHC1_CLK_CONN_USDHC1_CLK 0x06000041 + SC_P_USDHC1_CMD_CONN_USDHC1_CMD 0x00000021 + SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0 0x00000021 + SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1 0x00000021 + SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2 0x00000021 + SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3 0x00000021 + SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT 0x00000021 + >; + }; + }; +}; + +&usdhc1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usdhc1>; + bus-width = <8>; + non-removable; + status = "okay"; +}; + +&usdhc2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + bus-width = <4>; + cd-gpios = <&gpio5 22 GPIO_ACTIVE_LOW>; + wp-gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>; + vmmc-supply = <&reg_usdhc2_vmmc>; + status = "okay"; +}; + +&fec1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_fec1>; + phy-mode = "rgmii-txid"; + phy-handle = <&ethphy0>; + fsl,magic-packet; + fsl,rgmii_rxc_dly; + status = "okay"; + + mdio { + #address-cells = <1>; + #size-cells = <0>; + + ethphy0: ethernet-phy@0 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <0>; + at803x,eee-disabled; + at803x,vddio-1p8v; + }; + + ethphy1: ethernet-phy@1 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <1>; + at803x,eee-disabled; + at803x,vddio-1p8v; + status = "disabled"; + }; + }; +}; + +&lpuart0 { /* console */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_lpuart0>; + status = "okay"; +}; + +&gpio1 { + status = "okay"; +}; diff --git a/arch/arm/mach-imx/imx8/Kconfig b/arch/arm/mach-imx/imx8/Kconfig index 4336a8c236..c32f7dbb61 100644 --- a/arch/arm/mach-imx/imx8/Kconfig +++ b/arch/arm/mach-imx/imx8/Kconfig @@ -32,8 +32,14 @@ config TARGET_IMX8QXP_MEK select BOARD_LATE_INIT select IMX8QXP

+config TARGET_IMX8QM_MEK + bool "Support i.MX8QM MEK board" + select BOARD_LATE_INIT + select IMX8QM + endchoice

source "board/freescale/imx8qxp_mek/Kconfig" +source "board/freescale/imx8qm_mek/Kconfig"

endif diff --git a/board/freescale/imx8qm_mek/Kconfig b/board/freescale/imx8qm_mek/Kconfig new file mode 100644 index 0000000000..93d7d5f9c5 --- /dev/null +++ b/board/freescale/imx8qm_mek/Kconfig @@ -0,0 +1,14 @@ +if TARGET_IMX8QM_MEK + +config SYS_BOARD + default "imx8qm_mek" + +config SYS_VENDOR + default "freescale" + +config SYS_CONFIG_NAME + default "imx8qm_mek" + +source "board/freescale/common/Kconfig" + +endif diff --git a/board/freescale/imx8qm_mek/MAINTAINERS b/board/freescale/imx8qm_mek/MAINTAINERS new file mode 100644 index 0000000000..115830df19 --- /dev/null +++ b/board/freescale/imx8qm_mek/MAINTAINERS @@ -0,0 +1,6 @@ +i.MX8QM MEK BOARD +M: Peng Fan peng.fan@nxp.com +S: Maintained +F: board/freescale/imx8qm_mek/ +F: include/configs/imx8qm_mek.h +F: configs/imx8qm_mek_defconfig diff --git a/board/freescale/imx8qm_mek/Makefile b/board/freescale/imx8qm_mek/Makefile new file mode 100644 index 0000000000..bc9a1260bd --- /dev/null +++ b/board/freescale/imx8qm_mek/Makefile @@ -0,0 +1,8 @@ +# +# Copyright 2018 NXP +# +# SPDX-License-Identifier: GPL-2.0+ +# + +obj-y += imx8qm_mek.o +obj-$(CONFIG_SPL_BUILD) += spl.o diff --git a/board/freescale/imx8qm_mek/README b/board/freescale/imx8qm_mek/README new file mode 100644 index 0000000000..c3523801ae --- /dev/null +++ b/board/freescale/imx8qm_mek/README @@ -0,0 +1,57 @@ +U-Boot for the NXP i.MX8QM EVK board + +Quick Start +=========== + +- Build the ARM Trusted firmware binary +- Get scfw_tcm.bin and ahab-container.img +- Build U-Boot +- Flash the binary into the SD card +- Boot + +Get and Build the ARM Trusted firmware +====================================== + +$ git clone https://source.codeaurora.org/external/imx/imx-atf +$ cd imx-atf/ +$ git checkout origin/imx_4.14.78_1.0.0_ga -b imx_4.14.78_1.0.0_ga +$ make PLAT=imx8qm bl31 + +Get scfw_tcm.bin and ahab-container.img +============================== + +$ wget https://www.nxp.com/lgfiles/NMG/MAD/YOCTO/imx-sc-firmware-1.1.bin +$ chmod +x imx-sc-firmware-1.1.bin +$ ./imx-sc-firmware-1.1.bin +$ wget https://www.nxp.com/lgfiles/NMG/MAD/YOCTO/firmware-imx-8.0.bin +$ chmod +x firmware-imx-8.0.bin +$ ./firmware-imx-8.0.bin + +Copy the following binaries to U-Boot folder: + +$ cp imx-atf/build/imx8qm/release/bl31.bin . +$ cp u-boot/u-boot.bin . + +Copy the following firmwares U-Boot folder : + +$ cp firmware-imx-7.6/firmware/seco/ahab-container.img . +$ cp imx-sc-firmware-0.7/mx8qm-mek-scfw-tcm.bin . + +Build U-Boot +============ +$ export ATF_LOAD_ADDR=0x80000000 +$ export BL33_LOAD_ADDR=0x80020000 +$ make imx8qm_mek_defconfig +$ make flash.bin +$ dd if=u-boot.itb of=flash.bin bs=512 seek=1984 + +Flash the binary into the SD card +================================= + +Burn the flash.bin binary to SD card offset 32KB: + +$ sudo dd if=flash.bin of=/dev/sd[x] bs=1024 seek=32 + +Boot +==== +Set Boot switch SW2: 1100. diff --git a/board/freescale/imx8qm_mek/imx8qm_mek.c b/board/freescale/imx8qm_mek/imx8qm_mek.c new file mode 100644 index 0000000000..e69efc4dd6 --- /dev/null +++ b/board/freescale/imx8qm_mek/imx8qm_mek.c @@ -0,0 +1,157 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2018 NXP + */ + +#include <common.h> +#include <errno.h> +#include <linux/libfdt.h> +#include <environment.h> +#include <asm/io.h> +#include <asm/gpio.h> +#include <asm/arch/clock.h> +#include <asm/arch/sci/sci.h> +#include <asm/arch/imx8-pins.h> +#include <asm/arch/iomux.h> +#include <asm/arch/sys_proto.h> + +DECLARE_GLOBAL_DATA_PTR; + +#define UART_PAD_CTRL ((SC_PAD_CONFIG_OUT_IN << PADRING_CONFIG_SHIFT) | \ + (SC_PAD_ISO_OFF << PADRING_LPCONFIG_SHIFT) | \ + (SC_PAD_28FDSOI_DSE_DV_HIGH << PADRING_DSE_SHIFT) | \ + (SC_PAD_28FDSOI_PS_PU << PADRING_PULL_SHIFT)) + +static iomux_cfg_t uart0_pads[] = { + SC_P_UART0_RX | MUX_PAD_CTRL(UART_PAD_CTRL), + SC_P_UART0_TX | MUX_PAD_CTRL(UART_PAD_CTRL), +}; + +static void setup_iomux_uart(void) +{ + imx8_iomux_setup_multiple_pads(uart0_pads, ARRAY_SIZE(uart0_pads)); +} + +int board_early_init_f(void) +{ + int ret; + /* Set UART0 clock root to 80 MHz */ + sc_pm_clock_rate_t rate = 80000000; + + /* Power up UART0 */ + ret = sc_pm_set_resource_power_mode(-1, SC_R_UART_0, SC_PM_PW_MODE_ON); + if (ret) + return ret; + + ret = sc_pm_set_clock_rate(-1, SC_R_UART_0, 2, &rate); + if (ret) + return ret; + + /* Enable UART0 clock root */ + ret = sc_pm_clock_enable(-1, SC_R_UART_0, 2, true, false); + if (ret) + return ret; + + setup_iomux_uart(); + + sc_pm_set_resource_power_mode(-1, SC_R_GPIO_5, SC_PM_PW_MODE_ON); + + return 0; +} + +#if IS_ENABLED(CONFIG_DM_GPIO) +static void board_gpio_init(void) +{ + /* TODO */ +} +#else +static inline void board_gpio_init(void) {} +#endif + +#if IS_ENABLED(CONFIG_FEC_MXC) +#include <miiphy.h> + +int board_phy_config(struct phy_device *phydev) +{ + phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x1f); + phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x8); + + phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x00); + phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x82ee); + phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05); + phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x100); + + if (phydev->drv->config) + phydev->drv->config(phydev); + + return 0; +} +#endif + +void build_info(void) +{ + u32 sc_build = 0, sc_commit = 0; + + /* Get SCFW build and commit id */ + sc_misc_build_info(-1, &sc_build, &sc_commit); + if (!sc_build) { + printf("SCFW does not support build info\n"); + sc_commit = 0; /* Display 0 when the build info is not supported*/ + } + printf("Build: SCFW %x\n", sc_commit); +} + +int checkboard(void) +{ + puts("Board: iMX8QM MEK\n"); + + build_info(); + print_bootinfo(); + + return 0; +} + +int board_init(void) +{ + /* Power up base board */ + sc_pm_set_resource_power_mode(-1, SC_R_BOARD_R1, SC_PM_PW_MODE_ON); + + board_gpio_init(); + + return 0; +} + +void detail_board_ddr_info(void) +{ + puts("\nDDR "); +} + +/* + * Board specific reset that is system reset. + */ +void reset_cpu(ulong addr) +{ + /* TODO */ +} + +#ifdef CONFIG_OF_BOARD_SETUP +int ft_board_setup(void *blob, bd_t *bd) +{ + return 0; +} +#endif + +int board_mmc_get_env_dev(int devno) +{ + return devno; +} + +int board_late_init(void) +{ +#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG + env_set("board_name", "MEK"); + env_set("board_rev", "iMX8QM"); +#endif + + return 0; +} diff --git a/board/freescale/imx8qm_mek/imximage.cfg b/board/freescale/imx8qm_mek/imximage.cfg new file mode 100644 index 0000000000..7dc6b93eb5 --- /dev/null +++ b/board/freescale/imx8qm_mek/imximage.cfg @@ -0,0 +1,19 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Copyright 2018 NXP + */ + +#define __ASSEMBLY__ + +/* Boot from SD, sector size 0x400 */ +BOOT_FROM SD 0x400 +/* SoC type IMX8QM */ +SOC_TYPE IMX8QM +/* Append seco container image */ +APPEND mx8qm-ahab-container.img +/* Create the 2nd container */ +CONTAINER +/* Add scfw image with exec attribute */ +IMAGE SCU mx8qm-mek-scfw-tcm.bin +/* Add ATF image with exec attribute */ +IMAGE A35 spl/u-boot-spl.bin 0x00100000 diff --git a/board/freescale/imx8qm_mek/spl.c b/board/freescale/imx8qm_mek/spl.c new file mode 100644 index 0000000000..95ce9f37e8 --- /dev/null +++ b/board/freescale/imx8qm_mek/spl.c @@ -0,0 +1,75 @@ +/* + * Copyright 2018 NXP + * + * SPDX-License-Identifier: GPL-2.0+ + */ + +#include <common.h> +#include <dm.h> +#include <spl.h> +#include <dm/uclass.h> +#include <dm/device.h> +#include <dm/uclass-internal.h> +#include <dm/device-internal.h> +#include <dm/lists.h> + +DECLARE_GLOBAL_DATA_PTR; + +void spl_board_init(void) +{ + struct udevice *dev; + int offset; + + uclass_find_first_device(UCLASS_MISC, &dev); + + for (; dev; uclass_find_next_device(&dev)) { + if (device_probe(dev)) + continue; + } + + offset = fdt_node_offset_by_compatible(gd->fdt_blob, -1, "nxp,imx8-pd"); + while (offset != -FDT_ERR_NOTFOUND) { + lists_bind_fdt(gd->dm_root, offset_to_ofnode(offset), + NULL, true); + offset = fdt_node_offset_by_compatible(gd->fdt_blob, offset, + "nxp,imx8-pd"); + } + + uclass_find_first_device(UCLASS_POWER_DOMAIN, &dev); + + for (; dev; uclass_find_next_device(&dev)) { + if (device_probe(dev)) + continue; + } + + arch_cpu_init(); + + board_early_init_f(); + + timer_init(); + + preloader_console_init(); + + puts("Normal Boot\n"); +} + +#ifdef CONFIG_SPL_LOAD_FIT +int board_fit_config_name_match(const char *name) +{ + /* Just empty function now - can't decide what to choose */ + debug("%s: %s\n", __func__, name); + + return 0; +} +#endif + +void board_init_f(ulong dummy) +{ + /* Clear global data */ + memset((void *)gd, 0, sizeof(gd_t)); + + /* Clear the BSS. */ + memset(__bss_start, 0, __bss_end - __bss_start); + + board_init_r(NULL, 0); +} diff --git a/configs/imx8qm_mek_defconfig b/configs/imx8qm_mek_defconfig new file mode 100644 index 0000000000..238d44d1f5 --- /dev/null +++ b/configs/imx8qm_mek_defconfig @@ -0,0 +1,75 @@ +CONFIG_ARM=y +CONFIG_ARCH_IMX8=y +CONFIG_SYS_TEXT_BASE=0x80020000 +CONFIG_SPL_GPIO_SUPPORT=y +CONFIG_SPL_LIBCOMMON_SUPPORT=y +CONFIG_SPL_LIBGENERIC_SUPPORT=y +CONFIG_SYS_MALLOC_F_LEN=0x2000 +CONFIG_TARGET_IMX8QM_MEK=y +CONFIG_SPL_MMC_SUPPORT=y +CONFIG_SPL_SERIAL_SUPPORT=y +CONFIG_SPL_DRIVERS_MISC_SUPPORT=y +CONFIG_SPL=y +CONFIG_NR_DRAM_BANKS=3 +CONFIG_SPL_FIT_GENERATOR="arch/arm/mach-imx/mkimage_fit_atf.sh" +CONFIG_FIT=y +CONFIG_SPL_LOAD_FIT=y +CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/imx8qm_mek/imximage.cfg" +CONFIG_BOOTDELAY=3 +CONFIG_LOG=y +CONFIG_SPL_BOARD_INIT=y +CONFIG_SPL_SEPARATE_BSS=y +CONFIG_SPL_POWER_SUPPORT=y +CONFIG_SPL_POWER_DOMAIN=y +CONFIG_SPL_WATCHDOG_SUPPORT=y +CONFIG_CMD_CPU=y +# CONFIG_CMD_IMPORTENV is not set +CONFIG_CMD_CLK=y +CONFIG_CMD_DM=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_I2C=y +CONFIG_CMD_MMC=y +CONFIG_CMD_DHCP=y +CONFIG_CMD_MII=y +CONFIG_CMD_PING=y +CONFIG_CMD_CACHE=y +CONFIG_CMD_FAT=y +CONFIG_SPL_OF_CONTROL=y +CONFIG_DEFAULT_DEVICE_TREE="fsl-imx8qm-mek" +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SPL_DM=y +CONFIG_SPL_CLK=y +CONFIG_CLK_IMX8=y +CONFIG_CPU=y +CONFIG_DM_GPIO=y +CONFIG_MXC_GPIO=y +CONFIG_DM_PCA953X=y +CONFIG_DM_I2C=y +CONFIG_SYS_I2C_IMX_LPI2C=y +CONFIG_I2C_MUX=y +CONFIG_I2C_MUX_PCA954x=y +CONFIG_MISC=y +CONFIG_DM_MMC=y +CONFIG_PHYLIB=y +CONFIG_PHY_ADDR_ENABLE=y +CONFIG_PHY_ATHEROS=y +CONFIG_DM_ETH=y +CONFIG_PHY_GIGE=y +CONFIG_FEC_MXC_SHARE_MDIO=y +CONFIG_FEC_MXC_MDIO_BASE=0x5B040000 +CONFIG_FEC_MXC=y +CONFIG_MII=y +CONFIG_PINCTRL=y +CONFIG_SPL_PINCTRL=y +CONFIG_PINCTRL_IMX8=y +CONFIG_POWER_DOMAIN=y +CONFIG_IMX8_POWER_DOMAIN=y +CONFIG_DM_REGULATOR=y +CONFIG_SPL_DM_REGULATOR=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_DM_REGULATOR_GPIO=y +CONFIG_SPL_DM_REGULATOR_GPIO=y +CONFIG_DM_SERIAL=y +CONFIG_FSL_LPUART=y +CONFIG_SPL_TINY_MEMSET=y +# CONFIG_EFI_LOADER is not set diff --git a/include/configs/imx8qm_mek.h b/include/configs/imx8qm_mek.h new file mode 100644 index 0000000000..02c5d1c054 --- /dev/null +++ b/include/configs/imx8qm_mek.h @@ -0,0 +1,176 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Copyright 2018 NXP + */ + +#ifndef __IMX8QM_MEK_H +#define __IMX8QM_MEK_H + +#include <linux/sizes.h> +#include <asm/arch/imx-regs.h> + +#ifdef CONFIG_SPL_BUILD +#define CONFIG_SPL_TEXT_BASE 0x0 +#define CONFIG_SPL_MAX_SIZE (124 * 1024) +#define CONFIG_SYS_MONITOR_LEN (1024 * 1024) +#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR +#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x800 +#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 0 + +#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv8/u-boot-spl.lds" +#define CONFIG_SPL_STACK 0x013E000 +#define CONFIG_SPL_BSS_START_ADDR 0x00128000 +#define CONFIG_SPL_BSS_MAX_SIZE 0x1000 /* 4 KB */ +#define CONFIG_SYS_SPL_MALLOC_START 0x00120000 +#define CONFIG_SYS_SPL_MALLOC_SIZE 0x3000 /* 12 KB */ +#define CONFIG_SERIAL_LPUART_BASE 0x5a060000 +#define CONFIG_SYS_ICACHE_OFF +#define CONFIG_SYS_DCACHE_OFF +#define CONFIG_MALLOC_F_ADDR 0x00120000 + +#define CONFIG_SPL_RAW_IMAGE_ARM_TRUSTED_FIRMWARE + +#define CONFIG_SPL_ABORT_ON_RAW_IMAGE + +#define CONFIG_OF_EMBED +#endif + +#define CONFIG_REMAKE_ELF + +#define CONFIG_BOARD_EARLY_INIT_F + +/* Flat Device Tree Definitions */ +#define CONFIG_OF_BOARD_SETUP + +#undef CONFIG_CMD_EXPORTENV +#undef CONFIG_CMD_IMPORTENV +#undef CONFIG_CMD_IMLS + +#undef CONFIG_CMD_CRC32 +#undef CONFIG_BOOTM_NETBSD + +#define CONFIG_FSL_ESDHC +#define CONFIG_FSL_USDHC +#define CONFIG_SYS_FSL_ESDHC_ADDR 0 +#define USDHC1_BASE_ADDR 0x5B010000 +#define USDHC2_BASE_ADDR 0x5B020000 +#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */ + +#define CONFIG_ENV_OVERWRITE + +#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG + +/* Initial environment variables */ +#define CONFIG_EXTRA_ENV_SETTINGS \ + "script=boot.scr\0" \ + "image=Image\0" \ + "panel=NULL\0" \ + "console=ttyLP0,${baudrate} earlycon=lpuart32,0x5a060000,${baudrate}\0" \ + "fdt_addr=0x83000000\0" \ + "fdt_high=0xffffffffffffffff\0" \ + "boot_fdt=try\0" \ + "fdt_file=fsl-imx8qxp-mek.dtb\0" \ + "initrd_addr=0x83800000\0" \ + "initrd_high=0xffffffffffffffff\0" \ + "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \ + "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \ + "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \ + "mmcautodetect=yes\0" \ + "mmcargs=setenv bootargs console=${console} root=${mmcroot}\0 " \ + "loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \ + "bootscript=echo Running bootscript from mmc ...; " \ + "source\0" \ + "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \ + "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \ + "mmcboot=echo Booting from mmc ...; " \ + "run mmcargs; " \ + "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ + "if run loadfdt; then " \ + "booti ${loadaddr} - ${fdt_addr}; " \ + "else " \ + "echo WARN: Cannot load the DT; " \ + "fi; " \ + "else " \ + "echo wait for boot; " \ + "fi;\0" \ + "netargs=setenv bootargs console=${console} " \ + "root=/dev/nfs " \ + "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ + "netboot=echo Booting from net ...; " \ + "run netargs; " \ + "if test ${ip_dyn} = yes; then " \ + "setenv get_cmd dhcp; " \ + "else " \ + "setenv get_cmd tftp; " \ + "fi; " \ + "${get_cmd} ${loadaddr} ${image}; " \ + "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ + "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \ + "booti ${loadaddr} - ${fdt_addr}; " \ + "else " \ + "echo WARN: Cannot load the DT; " \ + "fi; " \ + "else " \ + "booti; " \ + "fi;\0" + +#define CONFIG_BOOTCOMMAND \ + "mmc dev ${mmcdev}; if mmc rescan; then " \ + "if run loadbootscript; then " \ + "run bootscript; " \ + "else " \ + "if run loadimage; then " \ + "run mmcboot; " \ + "else run netboot; " \ + "fi; " \ + "fi; " \ + "else booti ${loadaddr} - ${fdt_addr}; fi" + +/* Link Definitions */ +#define CONFIG_LOADADDR 0x80280000 + +#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR + +#define CONFIG_SYS_INIT_SP_ADDR 0x80200000 + +/* Default environment is in SD */ +#define CONFIG_ENV_SIZE 0x1000 +#define CONFIG_ENV_OFFSET (64 * SZ_64K) +#define CONFIG_SYS_MMC_ENV_PART 0 /* user area */ + +#define CONFIG_SYS_MMC_IMG_LOAD_PART 1 + +/* On LPDDR4 board, USDHC1 is for eMMC, USDHC2 is for SD on CPU board */ +#define CONFIG_SYS_MMC_ENV_DEV 1 /* USDHC2 */ +#define CONFIG_MMCROOT "/dev/mmcblk1p2" /* USDHC2 */ +#define CONFIG_SYS_FSL_USDHC_NUM 2 + +/* Size of malloc() pool */ +#define CONFIG_SYS_MALLOC_LEN ((CONFIG_ENV_SIZE + (32 * 1024)) * 1024) + +#define CONFIG_SYS_SDRAM_BASE 0x80000000 +#define PHYS_SDRAM_1 0x80000000 +#define PHYS_SDRAM_2 0x880000000 +#define PHYS_SDRAM_1_SIZE 0x80000000 /* 2 GB */ +#define PHYS_SDRAM_2_SIZE 0x100000000 /* 4 GB */ + +/* Serial */ +#define CONFIG_BAUDRATE 115200 + +/* Monitor Command Prompt */ +#define CONFIG_HUSH_PARSER +#define CONFIG_SYS_PROMPT_HUSH_PS2 "> " +#define CONFIG_SYS_CBSIZE 2048 +#define CONFIG_SYS_MAXARGS 64 +#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE +#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ + sizeof(CONFIG_SYS_PROMPT) + 16) + +/* Generic Timer Definitions */ +#define COUNTER_FREQUENCY 8000000 /* 8MHz */ + +/* Networking */ +#define CONFIG_FEC_XCV_TYPE RGMII +#define FEC_QUIRK_ENET_MAC + +#endif /* __IMX8QM_MEK_H */

-- 2.16.4

Peng Fan

9 Apr 9 Apr

2:48 p.m.

New subject: [U-Boot] [PATCH RESEND 10/10] imx: support i.MX8QM MEK board

Hi Stefano, Fabio

Any comments on this patchset?

Thanks, Peng.

...

-----Original Message----- From: Peng Fan [mailto:peng.fan@nxp.com] Sent: 2019年3月5日 10:33 To: sbabic@denx.de; Fabio Estevam fabio.estevam@nxp.com Cc: u-boot@lists.denx.de; van.freenix@gmail.com; dl-uboot-imx uboot-imx@nxp.com; Peng Fan peng.fan@nxp.com Subject: [PATCH RESEND 10/10] imx: support i.MX8QM MEK board

Add i.MX8QM MEK board support. Included a basic dts, enabled SPL FIT

Boot log as below: U-Boot SPL 2019.01-rc1-00029-gf002213219 (Dec 24 2018 - 10:28:30 +0800) Normal Boot Trying to boot from MMC2_2

U-Boot 2019.01-rc1-00029-gf002213219 (Dec 24 2018 - 10:28:30 +0800)

CPU: NXP i.MX8QM RevB A53 at 142933 MHz

Model: Freescale i.MX8QM MEK Board: iMX8QM MEK Build: SCFW 9330215b Boot: SD1 DRAM: 6 GiB MMC: FSL_SDHC: 0, FSL_SDHC: 1 Loading Environment from MMC... *** Warning - bad CRC, using default environment

In: serial@5a060000 Out: serial@5a060000 Err: serial@5a060000 Net: Error: ethernet@5b040000 address not set. eth-1: ethernet@5b040000 Hit any key to stop autoboot: 0

Signed-off-by: Peng Fan peng.fan@nxp.com

arch/arm/dts/Makefile | 4 +- arch/arm/dts/fsl-imx8qm-mek-u-boot.dtsi | 112 +++++++++++++++++++ arch/arm/dts/fsl-imx8qm-mek.dts | 184 ++++++++++++++++++++++++++++++++ arch/arm/mach-imx/imx8/Kconfig | 6 ++ board/freescale/imx8qm_mek/Kconfig | 14 +++ board/freescale/imx8qm_mek/MAINTAINERS | 6 ++ board/freescale/imx8qm_mek/Makefile | 8 ++ board/freescale/imx8qm_mek/README | 57 ++++++++++ board/freescale/imx8qm_mek/imx8qm_mek.c | 157 +++++++++++++++++++++++++++ board/freescale/imx8qm_mek/imximage.cfg | 19 ++++ board/freescale/imx8qm_mek/spl.c | 75 +++++++++++++ configs/imx8qm_mek_defconfig | 75 +++++++++++++ include/configs/imx8qm_mek.h | 176 ++++++++++++++++++++++++++++++ 13 files changed, 892 insertions(+), 1 deletion(-) create mode 100644 arch/arm/dts/fsl-imx8qm-mek-u-boot.dtsi create mode 100644 arch/arm/dts/fsl-imx8qm-mek.dts create mode 100644 board/freescale/imx8qm_mek/Kconfig create mode 100644 board/freescale/imx8qm_mek/MAINTAINERS create mode 100644 board/freescale/imx8qm_mek/Makefile create mode 100644 board/freescale/imx8qm_mek/README create mode 100644 board/freescale/imx8qm_mek/imx8qm_mek.c create mode 100644 board/freescale/imx8qm_mek/imximage.cfg create mode 100644 board/freescale/imx8qm_mek/spl.c create mode 100644 configs/imx8qm_mek_defconfig create mode 100644 include/configs/imx8qm_mek.h

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 2a040b20a5..954d595391 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -486,7 +486,9 @@ dtb-$(CONFIG_MX7) += imx7d-sdb.dtb \

dtb-$(CONFIG_ARCH_MX7ULP) += imx7ulp-evk.dtb

-dtb-$(CONFIG_ARCH_IMX8) += fsl-imx8qxp-mek.dtb +dtb-$(CONFIG_ARCH_IMX8) += \

fsl-imx8qxp-mek.dtb \

fsl-imx8qm-mek.dtb \

dtb-$(CONFIG_ARCH_IMX8M) += fsl-imx8mq-evk.dtb

diff --git a/arch/arm/dts/fsl-imx8qm-mek-u-boot.dtsi b/arch/arm/dts/fsl-imx8qm-mek-u-boot.dtsi new file mode 100644 index 0000000000..5d50eb028e --- /dev/null +++ b/arch/arm/dts/fsl-imx8qm-mek-u-boot.dtsi @@ -0,0 +1,112 @@ +// SPDX-License-Identifier: GPL-2.0+ +/*

Copyright 2018 NXP

*/

+&mu {

u-boot,dm-spl;

+};

+&clk {

u-boot,dm-spl;

+};

+&iomuxc {

u-boot,dm-spl;

+};

+&pd_lsio {

u-boot,dm-spl;

+};

+&pd_lsio_gpio0 {

u-boot,dm-spl;

+};

+&pd_lsio_gpio1 {

u-boot,dm-spl;

+};

+&pd_lsio_gpio2 {

u-boot,dm-spl;

+};

+&pd_lsio_gpio3 {

u-boot,dm-spl;

+};

+&pd_lsio_gpio4 {

u-boot,dm-spl;

+};

+&pd_lsio_gpio5 {

u-boot,dm-spl;

+};

+&pd_lsio_gpio6 {

u-boot,dm-spl;

+};

+&pd_lsio_gpio7 {

u-boot,dm-spl;

+};

+&pd_conn {

u-boot,dm-spl;

+};

+&pd_conn_sdch0 {

u-boot,dm-spl;

+};

+&pd_conn_sdch1 {

u-boot,dm-spl;

+};

+&pd_conn_sdch2 {

u-boot,dm-spl;

+};

+&gpio0 {

u-boot,dm-spl;

+};

+&gpio1 {

u-boot,dm-spl;

+};

+&gpio2 {

u-boot,dm-spl;

+};

+&gpio3 {

u-boot,dm-spl;

+};

+&gpio4 {

u-boot,dm-spl;

+};

+&gpio5 {

u-boot,dm-spl;

+};

+&gpio6 {

u-boot,dm-spl;

+};

+&gpio7 {

u-boot,dm-spl;

+};

+&lpuart0 {

u-boot,dm-spl;

+};

+&usdhc1 {

u-boot,dm-spl;

+};

+&usdhc2 {

u-boot,dm-spl;

+}; diff --git a/arch/arm/dts/fsl-imx8qm-mek.dts b/arch/arm/dts/fsl-imx8qm-mek.dts new file mode 100644 index 0000000000..63908ba6bf --- /dev/null +++ b/arch/arm/dts/fsl-imx8qm-mek.dts @@ -0,0 +1,184 @@ +// SPDX-License-Identifier: GPL-2.0+ +/*

Copyright 2017-2018 NXP

*/

+/dts-v1/;

+#include "fsl-imx8qm.dtsi" +#include "fsl-imx8qm-mek-u-boot.dtsi"

+/ {
model = "Freescale i.MX8QM MEK";

compatible = "fsl,imx8qm-mek", "fsl,imx8qm";

chosen {
bootargs = "console=ttyLP0,115200
earlycon=lpuart32,0x5a060000,115200";
stdout-path = &lpuart0;
};

reg_usdhc2_vmmc: usdhc2_vmmc {
compatible = "regulator-fixed";
regulator-name = "sw-3p3-sd1";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
gpio = <&gpio4 7 GPIO_ACTIVE_HIGH>;
off-on-delay = <4800>;
enable-active-high;
};
+};

+&iomuxc {
pinctrl-names = "default";

pinctrl-0 = <&pinctrl_hog>;

imx8qm-mek {
pinctrl_hog: hoggrp {
	fsl,pins = <
		SC_P_MCLK_OUT0_AUD_ACM_MCLK_OUT0
0x0600004c
		SC_P_QSPI1A_DATA1_LSIO_GPIO4_IO25	0x0600004c
		SC_P_SCU_GPIO0_03_LSIO_GPIO0_IO31	0x0600004c
	>;
};
pinctrl_fec1: fec1grp {
	fsl,pins = <
		SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB_PAD
0x000014a0
		SC_P_ENET0_MDC_CONN_ENET0_MDC
0x06000020
		SC_P_ENET0_MDIO_CONN_ENET0_MDIO
0x06000020
SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL 0x00000061
		SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC
0x00000061
		SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0
0x00000061
		SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1
0x00000061
		SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2
0x00000061
		SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3
0x00000061
		SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC
0x00000061
SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL 0x00000061
		SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0
0x00000061
		SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1
0x00000061
		SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2
0x00000061
		SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3
0x00000061
	>;
};
pinctrl_fec2: fec2grp {
	fsl,pins = <
		SC_P_COMP_CTL_GPIO_1V8_3V3_ENET_ENETA_PAD
0x000014a0
SC_P_ENET1_RGMII_TX_CTL_CONN_ENET1_RGMII_TX_CTL 0x00000060
		SC_P_ENET1_RGMII_TXC_CONN_ENET1_RGMII_TXC
0x00000060
		SC_P_ENET1_RGMII_TXD0_CONN_ENET1_RGMII_TXD0
0x00000060
		SC_P_ENET1_RGMII_TXD1_CONN_ENET1_RGMII_TXD1
0x00000060
		SC_P_ENET1_RGMII_TXD2_CONN_ENET1_RGMII_TXD2
0x00000060
		SC_P_ENET1_RGMII_TXD3_CONN_ENET1_RGMII_TXD3
0x00000060
		SC_P_ENET1_RGMII_RXC_CONN_ENET1_RGMII_RXC
0x00000060
SC_P_ENET1_RGMII_RX_CTL_CONN_ENET1_RGMII_RX_CTL 0x00000060
		SC_P_ENET1_RGMII_RXD0_CONN_ENET1_RGMII_RXD0
0x00000060
		SC_P_ENET1_RGMII_RXD1_CONN_ENET1_RGMII_RXD1
0x00000060
		SC_P_ENET1_RGMII_RXD2_CONN_ENET1_RGMII_RXD2
0x00000060
		SC_P_ENET1_RGMII_RXD3_CONN_ENET1_RGMII_RXD3
0x00000060
	>;
};
pinctrl_lpuart0: lpuart0grp {
	fsl,pins = <
		SC_P_UART0_RX_DMA_UART0_RX		0x06000020
		SC_P_UART0_TX_DMA_UART0_TX		0x06000020
	>;
};
pinctrl_usdhc1: usdhc1grp {
	fsl,pins = <
		SC_P_EMMC0_CLK_CONN_EMMC0_CLK
0x06000041
		SC_P_EMMC0_CMD_CONN_EMMC0_CMD
0x00000021
		SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0
0x00000021
		SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1
0x00000021
		SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2
0x00000021
		SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3
0x00000021
		SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4
0x00000021
		SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5
0x00000021
		SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6
0x00000021
		SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7
0x00000021
		SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE
0x00000041
		SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B
0x00000021
	>;
};
pinctrl_usdhc2_gpio: usdhc2grpgpio {
	fsl,pins = <
		SC_P_USDHC1_DATA6_LSIO_GPIO5_IO21	0x00000021
		SC_P_USDHC1_DATA7_LSIO_GPIO5_IO22	0x00000021
		SC_P_USDHC1_RESET_B_LSIO_GPIO4_IO07
0x00000021
	>;
};
pinctrl_usdhc2: usdhc2grp {
	fsl,pins = <
		SC_P_USDHC1_CLK_CONN_USDHC1_CLK
0x06000041
		SC_P_USDHC1_CMD_CONN_USDHC1_CMD
0x00000021
		SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0
0x00000021
		SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1
0x00000021
		SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2
0x00000021
		SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3
0x00000021
		SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT
0x00000021
	>;
};
};
+};

+&usdhc1 {

pinctrl-names = "default";

pinctrl-0 = <&pinctrl_usdhc1>;

bus-width = <8>;

non-removable;

status = "okay";

+};

+&usdhc2 {

pinctrl-names = "default";

pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;

bus-width = <4>;

cd-gpios = <&gpio5 22 GPIO_ACTIVE_LOW>;

wp-gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>;

vmmc-supply = <&reg_usdhc2_vmmc>;

status = "okay";

+};

+&fec1 {
pinctrl-names = "default";

pinctrl-0 = <&pinctrl_fec1>;

phy-mode = "rgmii-txid";

phy-handle = <&ethphy0>;

fsl,magic-packet;

fsl,rgmii_rxc_dly;

status = "okay";

mdio {
#address-cells = <1>;
#size-cells = <0>;
ethphy0: ethernet-phy@0 {
	compatible = "ethernet-phy-ieee802.3-c22";
	reg = <0>;
	at803x,eee-disabled;
	at803x,vddio-1p8v;
};
ethphy1: ethernet-phy@1 {
	compatible = "ethernet-phy-ieee802.3-c22";
	reg = <1>;
	at803x,eee-disabled;
	at803x,vddio-1p8v;
	status = "disabled";
};
};
+};

+&lpuart0 { /* console */

pinctrl-names = "default";

pinctrl-0 = <&pinctrl_lpuart0>;

status = "okay";

+};

+&gpio1 {

status = "okay";

+}; diff --git a/arch/arm/mach-imx/imx8/Kconfig b/arch/arm/mach-imx/imx8/Kconfig index 4336a8c236..c32f7dbb61 100644 --- a/arch/arm/mach-imx/imx8/Kconfig +++ b/arch/arm/mach-imx/imx8/Kconfig @@ -32,8 +32,14 @@ config TARGET_IMX8QXP_MEK select BOARD_LATE_INIT select IMX8QXP

+config TARGET_IMX8QM_MEK

bool "Support i.MX8QM MEK board"

select BOARD_LATE_INIT

select IMX8QM

endchoice

source "board/freescale/imx8qxp_mek/Kconfig" +source "board/freescale/imx8qm_mek/Kconfig"

endif diff --git a/board/freescale/imx8qm_mek/Kconfig b/board/freescale/imx8qm_mek/Kconfig new file mode 100644 index 0000000000..93d7d5f9c5 --- /dev/null +++ b/board/freescale/imx8qm_mek/Kconfig @@ -0,0 +1,14 @@ +if TARGET_IMX8QM_MEK

+config SYS_BOARD

default "imx8qm_mek"

+config SYS_VENDOR

default "freescale"

+config SYS_CONFIG_NAME

default "imx8qm_mek"

+source "board/freescale/common/Kconfig"

+endif diff --git a/board/freescale/imx8qm_mek/MAINTAINERS b/board/freescale/imx8qm_mek/MAINTAINERS new file mode 100644 index 0000000000..115830df19 --- /dev/null +++ b/board/freescale/imx8qm_mek/MAINTAINERS @@ -0,0 +1,6 @@ +i.MX8QM MEK BOARD +M: Peng Fan peng.fan@nxp.com +S: Maintained +F: board/freescale/imx8qm_mek/ +F: include/configs/imx8qm_mek.h +F: configs/imx8qm_mek_defconfig diff --git a/board/freescale/imx8qm_mek/Makefile b/board/freescale/imx8qm_mek/Makefile new file mode 100644 index 0000000000..bc9a1260bd --- /dev/null +++ b/board/freescale/imx8qm_mek/Makefile @@ -0,0 +1,8 @@ +# +# Copyright 2018 NXP +# +# SPDX-License-Identifier: GPL-2.0+ +#

+obj-y += imx8qm_mek.o +obj-$(CONFIG_SPL_BUILD) += spl.o diff --git a/board/freescale/imx8qm_mek/README b/board/freescale/imx8qm_mek/README new file mode 100644 index 0000000000..c3523801ae --- /dev/null +++ b/board/freescale/imx8qm_mek/README @@ -0,0 +1,57 @@ +U-Boot for the NXP i.MX8QM EVK board

+Quick Start +===========

+- Build the ARM Trusted firmware binary +- Get scfw_tcm.bin and ahab-container.img +- Build U-Boot +- Flash the binary into the SD card +- Boot

+Get and Build the ARM Trusted firmware +======================================

+$ git clone https://source.codeaurora.org/external/imx/imx-atf +$ cd imx-atf/ +$ git checkout origin/imx_4.14.78_1.0.0_ga -b imx_4.14.78_1.0.0_ga $ +make PLAT=imx8qm bl31

+Get scfw_tcm.bin and ahab-container.img

+$ wget +https://www.nxp.com/lgfiles/NMG/MAD/YOCTO/imx-sc-firmware-1.1.bin +$ chmod +x imx-sc-firmware-1.1.bin +$ ./imx-sc-firmware-1.1.bin +$ wget https://www.nxp.com/lgfiles/NMG/MAD/YOCTO/firmware-imx-8.0.bin +$ chmod +x firmware-imx-8.0.bin +$ ./firmware-imx-8.0.bin

+Copy the following binaries to U-Boot folder:

+$ cp imx-atf/build/imx8qm/release/bl31.bin . +$ cp u-boot/u-boot.bin .

+Copy the following firmwares U-Boot folder :

+$ cp firmware-imx-7.6/firmware/seco/ahab-container.img . +$ cp imx-sc-firmware-0.7/mx8qm-mek-scfw-tcm.bin .

+Build U-Boot +============ +$ export ATF_LOAD_ADDR=0x80000000 +$ export BL33_LOAD_ADDR=0x80020000 +$ make imx8qm_mek_defconfig +$ make flash.bin +$ dd if=u-boot.itb of=flash.bin bs=512 seek=1984

+Flash the binary into the SD card +=================================

+Burn the flash.bin binary to SD card offset 32KB:

+$ sudo dd if=flash.bin of=/dev/sd[x] bs=1024 seek=32

+Boot +==== +Set Boot switch SW2: 1100. diff --git a/board/freescale/imx8qm_mek/imx8qm_mek.c b/board/freescale/imx8qm_mek/imx8qm_mek.c new file mode 100644 index 0000000000..e69efc4dd6 --- /dev/null +++ b/board/freescale/imx8qm_mek/imx8qm_mek.c @@ -0,0 +1,157 @@ +// SPDX-License-Identifier: GPL-2.0+ +/*

Copyright 2018 NXP

*/

+#include <common.h> +#include <errno.h> +#include <linux/libfdt.h> +#include <environment.h> +#include <asm/io.h> +#include <asm/gpio.h> +#include <asm/arch/clock.h> +#include <asm/arch/sci/sci.h> +#include <asm/arch/imx8-pins.h> +#include <asm/arch/iomux.h> +#include <asm/arch/sys_proto.h>

+DECLARE_GLOBAL_DATA_PTR;

+#define UART_PAD_CTRL ((SC_PAD_CONFIG_OUT_IN << PADRING_CONFIG_SHIFT) | \
	 (SC_PAD_ISO_OFF << PADRING_LPCONFIG_SHIFT) | \
	 (SC_PAD_28FDSOI_DSE_DV_HIGH << PADRING_DSE_SHIFT) |
\
	 (SC_PAD_28FDSOI_PS_PU << PADRING_PULL_SHIFT))
+static iomux_cfg_t uart0_pads[] = {

SC_P_UART0_RX | MUX_PAD_CTRL(UART_PAD_CTRL),

SC_P_UART0_TX | MUX_PAD_CTRL(UART_PAD_CTRL), };

+static void setup_iomux_uart(void) +{

imx8_iomux_setup_multiple_pads(uart0_pads,

ARRAY_SIZE(uart0_pads)); }

+int board_early_init_f(void) +{

int ret;

/* Set UART0 clock root to 80 MHz */

sc_pm_clock_rate_t rate = 80000000;

/* Power up UART0 */

ret = sc_pm_set_resource_power_mode(-1, SC_R_UART_0,

SC_PM_PW_MODE_ON);
if (ret)
return ret;
ret = sc_pm_set_clock_rate(-1, SC_R_UART_0, 2, &rate);

if (ret)
return ret;
/* Enable UART0 clock root */

ret = sc_pm_clock_enable(-1, SC_R_UART_0, 2, true, false);

if (ret)
return ret;
setup_iomux_uart();

sc_pm_set_resource_power_mode(-1, SC_R_GPIO_5,
SC_PM_PW_MODE_ON);

return 0;

+}

+#if IS_ENABLED(CONFIG_DM_GPIO) +static void board_gpio_init(void) +{

/* TODO */

+} +#else +static inline void board_gpio_init(void) {} #endif

+#if IS_ENABLED(CONFIG_FEC_MXC) +#include <miiphy.h>

+int board_phy_config(struct phy_device *phydev) {
phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x1f);

phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x8);

phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x00);

phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x82ee);

phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);

phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x100);

if (phydev->drv->config)
phydev->drv->config(phydev);
return 0;
+} +#endif

+void build_info(void) +{
u32 sc_build = 0, sc_commit = 0;

/* Get SCFW build and commit id */

sc_misc_build_info(-1, &sc_build, &sc_commit);

if (!sc_build) {
printf("SCFW does not support build info\n");
sc_commit = 0; /* Display 0 when the build info is not supported*/
}

printf("Build: SCFW %x\n", sc_commit); }
+int checkboard(void) +{

puts("Board: iMX8QM MEK\n");

build_info();

print_bootinfo();

return 0;

+}

+int board_init(void) +{

/* Power up base board */

sc_pm_set_resource_power_mode(-1, SC_R_BOARD_R1,

SC_PM_PW_MODE_ON);

board_gpio_init();

return 0;

+}

+void detail_board_ddr_info(void) +{

puts("\nDDR ");

+}

+/*

Board specific reset that is system reset.

*/

+void reset_cpu(ulong addr) +{

/* TODO */

+}

+#ifdef CONFIG_OF_BOARD_SETUP +int ft_board_setup(void *blob, bd_t *bd) {

return 0;

+} +#endif

+int board_mmc_get_env_dev(int devno) +{

return devno;

+}

+int board_late_init(void) +{ +#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG

env_set("board_name", "MEK");

env_set("board_rev", "iMX8QM");

+#endif

return 0;

+} diff --git a/board/freescale/imx8qm_mek/imximage.cfg b/board/freescale/imx8qm_mek/imximage.cfg new file mode 100644 index 0000000000..7dc6b93eb5 --- /dev/null +++ b/board/freescale/imx8qm_mek/imximage.cfg @@ -0,0 +1,19 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/*

Copyright 2018 NXP

*/

+#define __ASSEMBLY__

+/* Boot from SD, sector size 0x400 */ +BOOT_FROM SD 0x400 +/* SoC type IMX8QM */ +SOC_TYPE IMX8QM +/* Append seco container image */ +APPEND mx8qm-ahab-container.img +/* Create the 2nd container */ +CONTAINER +/* Add scfw image with exec attribute */ IMAGE SCU +mx8qm-mek-scfw-tcm.bin +/* Add ATF image with exec attribute */ IMAGE A35 spl/u-boot-spl.bin +0x00100000 diff --git a/board/freescale/imx8qm_mek/spl.c b/board/freescale/imx8qm_mek/spl.c new file mode 100644 index 0000000000..95ce9f37e8 --- /dev/null +++ b/board/freescale/imx8qm_mek/spl.c @@ -0,0 +1,75 @@ +/*

Copyright 2018 NXP

SPDX-License-Identifier: GPL-2.0+

*/

+#include <common.h> +#include <dm.h> +#include <spl.h> +#include <dm/uclass.h> +#include <dm/device.h> +#include <dm/uclass-internal.h> +#include <dm/device-internal.h> +#include <dm/lists.h>

+DECLARE_GLOBAL_DATA_PTR;

+void spl_board_init(void) +{
struct udevice *dev;

int offset;

uclass_find_first_device(UCLASS_MISC, &dev);

for (; dev; uclass_find_next_device(&dev)) {
if (device_probe(dev))
	continue;
}

offset = fdt_node_offset_by_compatible(gd->fdt_blob, -1,
"nxp,imx8-pd");
while (offset != -FDT_ERR_NOTFOUND) {
lists_bind_fdt(gd->dm_root, offset_to_ofnode(offset),
	       NULL, true);
offset = fdt_node_offset_by_compatible(gd->fdt_blob, offset,
				       "nxp,imx8-pd");
}

uclass_find_first_device(UCLASS_POWER_DOMAIN, &dev);

for (; dev; uclass_find_next_device(&dev)) {
if (device_probe(dev))
	continue;
}

arch_cpu_init();

board_early_init_f();

timer_init();

preloader_console_init();

puts("Normal Boot\n");
+}

+#ifdef CONFIG_SPL_LOAD_FIT +int board_fit_config_name_match(const char *name) {

/* Just empty function now - can't decide what to choose */

debug("%s: %s\n", __func__, name);

return 0;

+} +#endif

+void board_init_f(ulong dummy) +{

/* Clear global data */

memset((void *)gd, 0, sizeof(gd_t));

/* Clear the BSS. */

memset(__bss_start, 0, __bss_end - __bss_start);

board_init_r(NULL, 0);

+} diff --git a/configs/imx8qm_mek_defconfig b/configs/imx8qm_mek_defconfig new file mode 100644 index 0000000000..238d44d1f5 --- /dev/null +++ b/configs/imx8qm_mek_defconfig @@ -0,0 +1,75 @@ +CONFIG_ARM=y +CONFIG_ARCH_IMX8=y +CONFIG_SYS_TEXT_BASE=0x80020000 +CONFIG_SPL_GPIO_SUPPORT=y +CONFIG_SPL_LIBCOMMON_SUPPORT=y +CONFIG_SPL_LIBGENERIC_SUPPORT=y +CONFIG_SYS_MALLOC_F_LEN=0x2000 +CONFIG_TARGET_IMX8QM_MEK=y +CONFIG_SPL_MMC_SUPPORT=y +CONFIG_SPL_SERIAL_SUPPORT=y +CONFIG_SPL_DRIVERS_MISC_SUPPORT=y +CONFIG_SPL=y +CONFIG_NR_DRAM_BANKS=3 +CONFIG_SPL_FIT_GENERATOR="arch/arm/mach-imx/mkimage_fit_atf.sh" +CONFIG_FIT=y +CONFIG_SPL_LOAD_FIT=y +CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/imx8qm_m ek/imximage.cfg" +CONFIG_BOOTDELAY=3 +CONFIG_LOG=y +CONFIG_SPL_BOARD_INIT=y +CONFIG_SPL_SEPARATE_BSS=y +CONFIG_SPL_POWER_SUPPORT=y +CONFIG_SPL_POWER_DOMAIN=y +CONFIG_SPL_WATCHDOG_SUPPORT=y +CONFIG_CMD_CPU=y +# CONFIG_CMD_IMPORTENV is not set +CONFIG_CMD_CLK=y +CONFIG_CMD_DM=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_I2C=y +CONFIG_CMD_MMC=y +CONFIG_CMD_DHCP=y +CONFIG_CMD_MII=y +CONFIG_CMD_PING=y +CONFIG_CMD_CACHE=y +CONFIG_CMD_FAT=y +CONFIG_SPL_OF_CONTROL=y +CONFIG_DEFAULT_DEVICE_TREE="fsl-imx8qm-mek" +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SPL_DM=y +CONFIG_SPL_CLK=y +CONFIG_CLK_IMX8=y +CONFIG_CPU=y +CONFIG_DM_GPIO=y +CONFIG_MXC_GPIO=y +CONFIG_DM_PCA953X=y +CONFIG_DM_I2C=y +CONFIG_SYS_I2C_IMX_LPI2C=y +CONFIG_I2C_MUX=y +CONFIG_I2C_MUX_PCA954x=y +CONFIG_MISC=y +CONFIG_DM_MMC=y +CONFIG_PHYLIB=y +CONFIG_PHY_ADDR_ENABLE=y +CONFIG_PHY_ATHEROS=y +CONFIG_DM_ETH=y +CONFIG_PHY_GIGE=y +CONFIG_FEC_MXC_SHARE_MDIO=y +CONFIG_FEC_MXC_MDIO_BASE=0x5B040000 +CONFIG_FEC_MXC=y +CONFIG_MII=y +CONFIG_PINCTRL=y +CONFIG_SPL_PINCTRL=y +CONFIG_PINCTRL_IMX8=y +CONFIG_POWER_DOMAIN=y +CONFIG_IMX8_POWER_DOMAIN=y +CONFIG_DM_REGULATOR=y +CONFIG_SPL_DM_REGULATOR=y +CONFIG_DM_REGULATOR_FIXED=y +CONFIG_DM_REGULATOR_GPIO=y +CONFIG_SPL_DM_REGULATOR_GPIO=y +CONFIG_DM_SERIAL=y +CONFIG_FSL_LPUART=y +CONFIG_SPL_TINY_MEMSET=y +# CONFIG_EFI_LOADER is not set diff --git a/include/configs/imx8qm_mek.h b/include/configs/imx8qm_mek.h new file mode 100644 index 0000000000..02c5d1c054 --- /dev/null +++ b/include/configs/imx8qm_mek.h @@ -0,0 +1,176 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/*

Copyright 2018 NXP

*/

+#ifndef __IMX8QM_MEK_H +#define __IMX8QM_MEK_H

+#include <linux/sizes.h> +#include <asm/arch/imx-regs.h>

+#ifdef CONFIG_SPL_BUILD +#define CONFIG_SPL_TEXT_BASE 0x0 +#define CONFIG_SPL_MAX_SIZE (124 * 1024) +#define CONFIG_SYS_MONITOR_LEN (1024 * 1024) +#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR +#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x800 +#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 0

+#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv8/u-boot-spl.lds" +#define CONFIG_SPL_STACK 0x013E000 +#define CONFIG_SPL_BSS_START_ADDR 0x00128000 +#define CONFIG_SPL_BSS_MAX_SIZE 0x1000 /* 4 KB */ +#define CONFIG_SYS_SPL_MALLOC_START 0x00120000 +#define CONFIG_SYS_SPL_MALLOC_SIZE 0x3000 /* 12 KB */ +#define CONFIG_SERIAL_LPUART_BASE 0x5a060000 +#define CONFIG_SYS_ICACHE_OFF +#define CONFIG_SYS_DCACHE_OFF +#define CONFIG_MALLOC_F_ADDR 0x00120000

+#define CONFIG_SPL_RAW_IMAGE_ARM_TRUSTED_FIRMWARE

+#define CONFIG_SPL_ABORT_ON_RAW_IMAGE

+#define CONFIG_OF_EMBED +#endif

+#define CONFIG_REMAKE_ELF

+#define CONFIG_BOARD_EARLY_INIT_F

+/* Flat Device Tree Definitions */ +#define CONFIG_OF_BOARD_SETUP

+#undef CONFIG_CMD_EXPORTENV +#undef CONFIG_CMD_IMPORTENV +#undef CONFIG_CMD_IMLS

+#undef CONFIG_CMD_CRC32 +#undef CONFIG_BOOTM_NETBSD

+#define CONFIG_FSL_ESDHC +#define CONFIG_FSL_USDHC +#define CONFIG_SYS_FSL_ESDHC_ADDR 0 +#define USDHC1_BASE_ADDR 0x5B010000 +#define USDHC2_BASE_ADDR 0x5B020000 +#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */

+#define CONFIG_ENV_OVERWRITE

+#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG

+/* Initial environment variables */ +#define CONFIG_EXTRA_ENV_SETTINGS \

"script=boot.scr\0" \

"image=Image\0" \

"panel=NULL\0" \

"console=ttyLP0,${baudrate}

earlycon=lpuart32,0x5a060000,${baudrate}\0" \

"fdt_addr=0x83000000\0" \

"fdt_high=0xffffffffffffffff\0" \

"boot_fdt=try\0" \

"fdt_file=fsl-imx8qxp-mek.dtb\0" \

"initrd_addr=0x83800000\0" \

"initrd_high=0xffffffffffffffff\0" \

"mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \

"mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \

"mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \

"mmcautodetect=yes\0" \

"mmcargs=setenv bootargs console=${console} root=${mmcroot}\0 " \

"loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr}

${script};\0" \
"bootscript=echo Running bootscript from mmc ...; " \
"source\0" \
"loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr}
${image}\0" \

"loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0"

\
"mmcboot=echo Booting from mmc ...; " \
"run mmcargs; " \
"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
	"if run loadfdt; then " \
		"booti ${loadaddr} - ${fdt_addr}; " \
	"else " \
		"echo WARN: Cannot load the DT; " \
	"fi; " \
"else " \
	"echo wait for boot; " \
"fi;\0" \
"netargs=setenv bootargs console=${console} " \
"root=/dev/nfs " \
"ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
"netboot=echo Booting from net ...; " \
"run netargs;  " \
"if test ${ip_dyn} = yes; then " \
	"setenv get_cmd dhcp; " \
"else " \
	"setenv get_cmd tftp; " \
"fi; " \
"${get_cmd} ${loadaddr} ${image}; " \
"if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
	"if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
		"booti ${loadaddr} - ${fdt_addr}; " \
	"else " \
		"echo WARN: Cannot load the DT; " \
	"fi; " \
"else " \
	"booti; " \
"fi;\0"
+#define CONFIG_BOOTCOMMAND \
  "mmc dev ${mmcdev}; if mmc rescan; then " \
   "if run loadbootscript; then " \
	   "run bootscript; " \
   "else " \
	   "if run loadimage; then " \
		   "run mmcboot; " \
	   "else run netboot; " \
	   "fi; " \
   "fi; " \
  "else booti ${loadaddr} - ${fdt_addr}; fi"
+/* Link Definitions */ +#define CONFIG_LOADADDR 0x80280000

+#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR

+#define CONFIG_SYS_INIT_SP_ADDR 0x80200000

+/* Default environment is in SD */ +#define CONFIG_ENV_SIZE 0x1000 +#define CONFIG_ENV_OFFSET (64 * SZ_64K) +#define CONFIG_SYS_MMC_ENV_PART 0 /* user area */

+#define CONFIG_SYS_MMC_IMG_LOAD_PART 1

+/* On LPDDR4 board, USDHC1 is for eMMC, USDHC2 is for SD on CPU board */ +#define CONFIG_SYS_MMC_ENV_DEV 1 /* USDHC2 */ +#define CONFIG_MMCROOT "/dev/mmcblk1p2" /* USDHC2 */ +#define CONFIG_SYS_FSL_USDHC_NUM 2

+/* Size of malloc() pool */ +#define CONFIG_SYS_MALLOC_LEN ((CONFIG_ENV_SIZE + (32 * 1024))

+#define CONFIG_SYS_SDRAM_BASE 0x80000000 +#define PHYS_SDRAM_1 0x80000000 +#define PHYS_SDRAM_2 0x880000000 +#define PHYS_SDRAM_1_SIZE 0x80000000 /* 2 GB */ +#define PHYS_SDRAM_2_SIZE 0x100000000 /* 4 GB */

+/* Serial */ +#define CONFIG_BAUDRATE 115200

+/* Monitor Command Prompt */ +#define CONFIG_HUSH_PARSER +#define CONFIG_SYS_PROMPT_HUSH_PS2 "> " +#define CONFIG_SYS_CBSIZE 2048 +#define CONFIG_SYS_MAXARGS 64 +#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE +#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
			sizeof(CONFIG_SYS_PROMPT) + 16)
+/* Generic Timer Definitions */ +#define COUNTER_FREQUENCY 8000000 /* 8MHz */

+/* Networking */ +#define CONFIG_FEC_XCV_TYPE RGMII +#define FEC_QUIRK_ENET_MAC

+#endif /* __IMX8QM_MEK_H */

2.16.4

sbabic＠denx.de

26 Apr 26 Apr

11:37 a.m.

New subject: [U-Boot] [U-Boot,RESEND,10/10] imx: support i.MX8QM MEK board

...

Add i.MX8QM MEK board support. Included a basic dts, enabled SPL FIT Boot log as below: U-Boot SPL 2019.01-rc1-00029-gf002213219 (Dec 24 2018 - 10:28:30 +0800) Normal Boot Trying to boot from MMC2_2 U-Boot 2019.01-rc1-00029-gf002213219 (Dec 24 2018 - 10:28:30 +0800) CPU: NXP i.MX8QM RevB A53 at 142933 MHz Model: Freescale i.MX8QM MEK Board: iMX8QM MEK Build: SCFW 9330215b Boot: SD1 DRAM: 6 GiB MMC: FSL_SDHC: 0, FSL_SDHC: 1 Loading Environment from MMC... *** Warning - bad CRC, using default environment In: serial@5a060000 Out: serial@5a060000 Err: serial@5a060000 Net: Error: ethernet@5b040000 address not set. eth-1: ethernet@5b040000 Hit any key to stop autoboot: 0 Signed-off-by: Peng Fan peng.fan@nxp.com

Applied to u-boot-imx, master, thanks !

Best regards, Stefano Babic

Marcel Ziswiler

12:50 p.m.

New subject: [U-Boot] [U-Boot,RESEND,10/10] imx: support i.MX8QM MEK board

Hi Stefano

On Fri, 2019-04-26 at 09:37 +0000, sbabic@denx.de wrote:

...

...
Add i.MX8QM MEK board support. Included a basic dts, enabled SPL FIT Boot log as below: U-Boot SPL 2019.01-rc1-00029-gf002213219 (Dec 24 2018 - 10:28:30 +0800) Normal Boot Trying to boot from MMC2_2 U-Boot 2019.01-rc1-00029-gf002213219 (Dec 24 2018 - 10:28:30 +0800) CPU: NXP i.MX8QM RevB A53 at 142933 MHz Model: Freescale i.MX8QM MEK Board: iMX8QM MEK Build: SCFW 9330215b Boot: SD1 DRAM: 6 GiB MMC: FSL_SDHC: 0, FSL_SDHC: 1 Loading Environment from MMC... *** Warning - bad CRC, using default environment In: serial@5a060000 Out: serial@5a060000 Err: serial@5a060000 Net: Error: ethernet@5b040000 address not set. eth-1: ethernet@5b040000 Hit any key to stop autoboot: 0 Signed-off-by: Peng Fan peng.fan@nxp.com

Applied to u-boot-imx, master, thanks !

This one introduced a superfluous trailing line continuation in the Makefile:

https://git.denx.de/?p=u-boot/u-boot-imx.git;a=commitdiff;h=0d331c035a091c1c...

I will fix this and also make sure stuff is alphabetically sorted again in my updated Colibri iMX8X introduction patch. OK?

...

Best regards, Stefano Babic

Cheers

Marcel

Stefano Babic

12:56 p.m.

New subject: [U-Boot] [U-Boot,RESEND,10/10] imx: support i.MX8QM MEK board

On 26/04/19 12:50, Marcel Ziswiler wrote:

...

Hi Stefano

On Fri, 2019-04-26 at 09:37 +0000, sbabic@denx.de wrote:

...
...
Add i.MX8QM MEK board support. Included a basic dts, enabled SPL FIT Boot log as below: U-Boot SPL 2019.01-rc1-00029-gf002213219 (Dec 24 2018 - 10:28:30 +0800) Normal Boot Trying to boot from MMC2_2 U-Boot 2019.01-rc1-00029-gf002213219 (Dec 24 2018 - 10:28:30 +0800) CPU: NXP i.MX8QM RevB A53 at 142933 MHz Model: Freescale i.MX8QM MEK Board: iMX8QM MEK Build: SCFW 9330215b Boot: SD1 DRAM: 6 GiB MMC: FSL_SDHC: 0, FSL_SDHC: 1 Loading Environment from MMC... *** Warning - bad CRC, using default environment In: serial@5a060000 Out: serial@5a060000 Err: serial@5a060000 Net: Error: ethernet@5b040000 address not set. eth-1: ethernet@5b040000 Hit any key to stop autoboot: 0 Signed-off-by: Peng Fan peng.fan@nxp.com

Applied to u-boot-imx, master, thanks !

This one introduced a superfluous trailing line continuation in the Makefile:

https://git.denx.de/?p=u-boot/u-boot-imx.git;a=commitdiff;h=0d331c035a091c1c...

I will fix this and also make sure stuff is alphabetically sorted again in my updated Colibri iMX8X introduction patch. OK?

That's fine, thanks !

Best regards, Stefano Babic

Peng Fan

18 Mar 18 Mar

9:42 a.m.

New subject: [U-Boot] [PATCH RESEND 01/10] pinctrl: imx8: add i.MX8QM compatible

Ping..

Thanks, Peng.

...

-----Original Message----- From: Peng Fan [mailto:peng.fan@nxp.com] Sent: 2019年3月5日 10:32 To: sbabic@denx.de; Fabio Estevam fabio.estevam@nxp.com Cc: u-boot@lists.denx.de; van.freenix@gmail.com; dl-uboot-imx uboot-imx@nxp.com; Peng Fan peng.fan@nxp.com Subject: [PATCH RESEND 01/10] pinctrl: imx8: add i.MX8QM compatible

Add i.MX8QM compatible

Signed-off-by: Peng Fan peng.fan@nxp.com

drivers/pinctrl/nxp/pinctrl-imx8.c | 1 + 1 file changed, 1 insertion(+)

diff --git a/drivers/pinctrl/nxp/pinctrl-imx8.c b/drivers/pinctrl/nxp/pinctrl-imx8.c index 0738da0ebe..c1b0ca438a 100644 --- a/drivers/pinctrl/nxp/pinctrl-imx8.c +++ b/drivers/pinctrl/nxp/pinctrl-imx8.c @@ -25,6 +25,7 @@ static int imx8_pinctrl_probe(struct udevice *dev)

static const struct udevice_id imx8_pinctrl_match[] = { { .compatible = "fsl,imx8qxp-iomuxc", .data = (ulong)&imx8_pinctrl_soc_info },

{ .compatible = "fsl,imx8qm-iomuxc", .data =

(ulong)&imx8_pinctrl_soc_info }, { /* sentinel */ } };

-- 2.16.4

sbabic＠denx.de

26 Apr 26 Apr

11:38 a.m.

New subject: [U-Boot] [U-Boot, RESEND, 01/10] pinctrl: imx8: add i.MX8QM compatible

...

Add i.MX8QM compatible Signed-off-by: Peng Fan peng.fan@nxp.com

Applied to u-boot-imx, master, thanks !

Best regards, Stefano Babic

2203

Age (days ago)

2255

Last active (days ago)

List overview

Download

23 comments

4 participants

tags (0)

participants (4)

Marcel Ziswiler
Peng Fan
sbabic＠denx.de
Stefano Babic