[U-Boot-Users] U-Boot Not Loading Successfully

I am porting U-Boot over to a new product and am having some difficulty getting U-Boot to load successfully. I have placed our board on a logic analyzer and found (based on System.map) that U-Boot seems to crash in cpu/mpc8xx/cpu_init.c in function cpu_init_f at lines:
memctl->memc_br0 = CFG_BR0_PRELIM; memctl->memc_or0 = CFG_OR0_PRELIM;
Here is my board configuration: CPU: MPC855T FLASH: AMD AM29LV040B (512kB 8-bit on CS0) SDRAM: Micron MT48LC4M32 (16MB 32-bit on CS2) NVRAM: Simtek STK14C88 (32kB 8-bit on CS4)
The board is set to have the IMMR come up at 0xFF000000 (on hard reset), and that is what I have CFG_IMMR set to in my board configuration file. Could this be a problem with the placement of the IMMR. I previously had the IMMR at 0x00000000 on hard reset and then moved it to 0xFA200000 with CFG_IMMR, which had the same effect. Or, could this be an issue with my BR0 and OR0 settings? I read something in that file before those two lines above, which talked about CFG_OR0_REMAP, but didn't quite understand it. Should I be using this?
Here are my BRx, ORx settings: #define FLASH_BASE_PRELIM 0xFFF80000 #define CFG_PRELIM_OR_AM 0xFFFF0000 #define CFG_OR_TIMING_FLASH (OR_CSNT_SAM | OR_ACS_DIV4 | OR_BI | OR_SCY_3_CLK | OR_TRLX | OR_EHTR)
#define CFG_OR0_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH) #define CFG_BR0_PRELIM ((FLASH_BASE_PRELIM & BR_BA_MSK) | (BR_PS_8 & BR_PS_MSK) | BR_V)
#define SDRAM_BASE_PRELIM 0x00000000 #define SDRAM_MAX_SIZE 0x01000000
#define CFG_OR_TIMING_SDRAM (OR_G5LA | OR_G5LS) #define CFG_OR2_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_SDRAM ) #define CFG_BR2_PRELIM ((SDRAM_BASE_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
#define CFG_NVRAM_BASE 0xFA000000 #define CFG_OR4_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH) #define CFG_BR4_PRELIM ((CFG_NVRAM_BASE & BR_BA_MSK) | (BR_PS_8 & BR_PS_MSK) | BR_V | OR_EHTR)
I would appreciate anyones input, since I'm not too familiar with the U-Boot beyond the board specific files.
Thanks in advance!
-Jeff Stevens
__________________________________ Do you Yahoo!? New Yahoo! Photos - easier uploading and sharing. http://photos.yahoo.com/

In message 20031231212129.35283.qmail@web41407.mail.yahoo.com you wrote:
I am porting U-Boot over to a new product and am having some difficulty getting U-Boot to load successfully. I have placed our board on a logic
...
The board is set to have the IMMR come up at 0xFF000000 (on hard reset), and that is what I have CFG_IMMR set to in my board configuration file. Could this be a problem with the placement of the IMMR. I previously had the IMMR at 0x00000000 on hard reset and then moved it to 0xFA200000 with CFG_IMMR, which had the same effect. Or, could this be an issue with my BR0 and OR0 settings? I read something in that file before those two lines above, which talked about CFG_OR0_REMAP, but didn't quite understand it. Should I be using this?
There is a long and detailed comment in that source file immediately before the source lines you are referring to. I have no better way to explain this.
I would appreciate anyones input, since I'm not too familiar with the U-Boot beyond the board specific files.
Read the comment again, as it answeres your question. If you have plroblems understanding it, please exaplain what exactly don't you understand.
Best regards, and a Happy New Year!
Wolfgang Denk
participants (2)
-
Jeff Stevens
-
Wolfgang Denk