[U-Boot] [PATCH v2] armv8: fsl-layerscape: Correct I2C clock divider for some of the plarforms

By default, i2c input clock is platform clk / 2, but this is not correct for all the platforms, so correct I2C clock divider's default values for LS1012A, LS1028A, LX2160A and LS1088A.
Signed-off-by: Chuanhua Han chuanhua.han@nxp.com --- Changes in v2: - Modify subject and submit information.
arch/arm/cpu/armv8/fsl-layerscape/Kconfig | 4 ++++ 1 file changed, 4 insertions(+)
diff --git a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig index 3f6c983..034c0ac 100644 --- a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig +++ b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig @@ -513,6 +513,10 @@ config SYS_FSL_DUART_CLK_DIV config SYS_FSL_I2C_CLK_DIV int "I2C clock divider" default 1 if ARCH_LS1043A + default 4 if ARCH_LS1012A + default 4 if ARCH_LS1028A + default 8 if ARCH_LX2160A + default 8 if ARCH_LS1088A default 2 help This is the divider that is used to derive I2C clock from Platform
participants (1)
-
Chuanhua Han