[U-Boot] reg: P2020 include config file - u-boot basic doubt
Hi
Anybody worked in P2020 ..Please clarify my basic doubt
The e500 core datasheet says processor reset vector address is 0xFFFFFFC
but in p2020 u-boot config file , CONFIG_RESET_VECTOR_ADDRESS is defined as 0xEFFFFFFC.
With boot sequencer disabled and with BPTR reg value = 0, how the reset vector address will change from 0xfffffffC to effffffC in u-boot
Please help me to understand
On 10/16/2012 07:51:24 AM, vidya Krishnamoorthy wrote:
Hi
Anybody worked in P2020 ..Please clarify my basic doubt
The e500 core datasheet says processor reset vector address is 0xFFFFFFC
but in p2020 u-boot config file , CONFIG_RESET_VECTOR_ADDRESS is defined as 0xEFFFFFFC.
With boot sequencer disabled and with BPTR reg value = 0, how the reset vector address will change from 0xfffffffC to effffffC in u-boot
0xfffffffc is the reset vector at power-on, and is where the upper 8 MiB of NOR flash is mapped immediately after reset. 0xeffffffc is the link address of the branch instruction that goes at the reset vector, after software changes the mapping of NOR flash to its permanent location.
-Scott
participants (2)
-
Scott Wood -
vidya Krishnamoorthy