Dear All,

I know the board based on mpc852T supported by u-boot are AdderII and MPC86xADS.

Could you tell me which board are supported by u-boot except AdderII and MPC86xADS?

Thanks in advance! John

Send U-Boot-Users mailing list submissions to u-boot-users@lists.sourceforge.net

To subscribe or unsubscribe via the World Wide Web, visit https://lists.sourceforge.net/lists/listinfo/u-boot-users or, via email, send a message with subject or body 'help' to u-boot-users-request@lists.sourceforge.net

You can reach the person managing the list at u-boot-users-admin@lists.sourceforge.net

When replying, please edit your Subject line so it is more specific than "Re: Contents of U-Boot-Users digest..."

Today's Topics:

1. patch to add autoload via NFS for rarpboot command (Masami Komiya)
2. MPC8247 and others (Ole Andreas Torvmark)
3. Re: patch to add IDE supprot on MPC5200 (Pierre AUBERT)
4. U-BOOT for MPC860T customized board (RamanaYV)
5. Re: U-BOOT for MPC860T customized board (Wolfgang Denk)
6. no any message from serial port (Jian-Bang Lai)
7. Re: patch to add IDE supprot on MPC5200 (Wolfgang Denk)
8. U-BOOT for MPC860T customized board (RamanaYV)
9. RE: MPC8247 and others (Glen Wolverton)
10. RE: IDE LBA48 support and vsprintf 64bit support (VanBaren, Gerald (AGRE))

--__--__--

Message: 1 Date: Fri, 27 Feb 2004 14:40:38 +0900 From: Masami Komiya mkomiya@sonare.it To: Wolfgang Denk wd@denx.de CC: U-BOOT u-boot-users@lists.sourceforge.net Subject: [U-Boot-Users] patch to add autoload via NFS for rarpboot command

This is a multi-part message in MIME format. --------------000005070100000609030907 Content-Type: text/plain; charset=ISO-2022-JP Content-Transfer-Encoding: 7bit

I send the patch against net/rarp.c to fix and add autoload by NFS.

Best regards

Masami Komiya

--------------000005070100000609030907 Content-Type: application/x-gzip; name="rarp+nfs-autoload-01.patch.gz" Content-Transfer-Encoding: base64 Content-Disposition: inline; filename="rarp+nfs-autoload-01.patch.gz"

H4sICDHRPkAAA3JhcnArbmZzLWF1dG9sb2FkLTAxLnBhdGNoAH2PXUvDMBiFr5tf8VpBU7u4 tN2cqwzqx9SLUWXd7gSpTTIDWzKS1Bvxv5sqih9oIOHlnPc8hzApBJDWQEsetHaEDmiajvqK u76pzfaw+W6QTvziIkLIn9EgpTQj9IjQBGiWZ8M8o4f040BMx5SiOI7/r+goA0JTko4gSfJh mmfJL0pRABkc9cYQ+zc5hqJAYF3tZANPWjIEc8+6rhVbc4Pb5rE2cACs3Wwk7UGrrFwpzt6F 5KeQ/hSyCMEzioN3jD1BsCsF4yK4mJ4trxAEWyOVEzi80g5WWjOYn85v71QYdatcMSl8WgrA GFuYwIo7rp5wWLdOr3XNwiiCnQmUy9ksgr09wAd+awL7at8bXXFQclf533EfLqeL2c3N7X21 PD+fVtVJZxvuWqO68cVfvrYc3trsN+yOdabZbLHtQVheVuEnXFgPNw5Hv2AQLITbvrnQ2eAl 9AqyOWySQwIAAA== --------------000005070100000609030907--

--__--__--

Message: 2 From: "Ole Andreas Torvmark" ole.torvmark@radionor.no To: u-boot-users@lists.sourceforge.net Date: Fri, 27 Feb 2004 08:09:22 +0100 Subject: [U-Boot-Users] MPC8247 and others

Hi ! We are developing a new board using the new MPC8247 processors from Motorola.

You guys probably know this already :

MPC8247 is part of a new family of PowerQUICC II processors from Motorola. This new family include MPC8247,MPC8248,MPC8271,MPC8272 which are all derivatives from of the MPC8280 and MPC8260.=20

Since I would like to post back patches and add support code for this CPU back to the U-Boot project I was wondering what is best when starting : Add a new directory to cpu, mpc8272 (or something) and copying code from mpc8260 and changing this or add changes with defines in the MPC8260 directory. The MPC8260 and MPC8247 are very similar but there are some changes, configuration registers (HRCW is changed among others (start.S)) and an USB controller etc.

What is the best approach ?

Best regards

Ole Andreas Torvmark B. Sc. E. E. R & D Engineer Radionor Communications AS Ingvald Ystg=E5rds Vei 3A NO7047 Trondheim=20 Norway ole.torvmark@radionor.no www.radionor.no

--__--__--

Message: 3 Date: Fri, 27 Feb 2004 09:26:49 +0100 From: Pierre AUBERT p.aubert@staubli.com Organization: =?ISO-8859-1?Q?St=E4ubli_Faverges?= To: Mailing list U-Boot u-boot-users@lists.sourceforge.net CC: Wolfgang Denk wd@denx.de Subject: Re: [U-Boot-Users] patch to add IDE supprot on MPC5200

Hi wolfgang,

Wolfgang Denk wrote:

...

In message 403DC78C.7080601@staubli.com you wrote:

...

The attached patch adds IDE support on the MPC5200. It has been tested=20 on a Icecube board.

CHANGELOG:

• Patch by Pierre AUBERT, 26 Feb 2004

add IDE support for MPC5200

Added, thanks.

Seems you're busy as a bee these days... :-)

Not only these days ... ;-)

...

Best regards,

Wolfgang Denk

It seems that the IDE patch doesn't appears on the CVS. Is it a sourceforge problem ?

Best regards

--__--__--

Message: 4 Date: Fri, 27 Feb 2004 14:20:47 +0530 From: "RamanaYV" venkataramana_y@mic.co.in To: u-boot-users@lists.sourceforge.net Subject: [U-Boot-Users] U-BOOT for MPC860T customized board

I have customised board with MPC860T,16MBytes of flash,16MBytes of SDRAM and ethernet interface.

CS0 is using for flash and CS1 is for SDRAM.

is there any standard board with this configuration.

so,that i can use that board configuration for U-BOOT.

thanking you Ramana

--__--__--

Message: 5 To: "RamanaYV" venkataramana_y@mic.co.in Cc: u-boot-users@lists.sourceforge.net Subject: Re: [U-Boot-Users] U-BOOT for MPC860T customized board From: Wolfgang Denk wd@denx.de Date: Fri, 27 Feb 2004 10:04:34 +0100

In message 403F04E7.000003.01996@RAMANAYV you wrote:

...

I have customised board with MPC860T,16MBytes of flash,16MBytes of SDRAM and ethernet interface.

CS0 is using for flash and CS1 is for SDRAM.

is there any standard board with this configuration.

There are far too many similar boards to mention.

...

so,that i can use that board configuration for U-BOOT.

How should we know? Do don't provide any details. MPC860T: running at which CPU clock frequency? - which bus clock frequency? - with or without 32 kHz clock? Flash: which manufacturer? - which type? - how many chips ? - which bus width? SDRAM: which manufacturer? - which type? - how many chips ? - which bus width? SDRAM: which manufacturer? - which type? - how many chips ? - which bus width? Ethernet: on SCC or FEC? - which PHY? ...

Sorry, but this is something which requires intimate knowledge of your hardware, and thus it can be done only by you.

Best regards,

Wolfgang Denk

-- Software Engineering: Embedded and Realtime Systems, Embedded Linux Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Email: wd@denx.de Due to lack of disk space, this fortune database has been discontinued.

--__--__--

Message: 6 From: "Jian-Bang Lai" jian_bang@hotmail.com To: u-boot-users@lists.sourceforge.net Date: Fri, 27 Feb 2004 17:35:23 +0800 Subject: [U-Boot-Users] no any message from serial port

Dear all:

I try to modified sandpoint board to meet my custom board. My board spec. is MPC 8245 128MB SDRAM 0000,0000 ~ 07ff,ffff 512KB EEPROM fff0,0000 ~ fff7,ffff input clock =33M Hz SDRAM clock=66M Hz

I try to modify the sandpoint8245.h (as following) to meet my board. However, I still can't get any message from serial port. Can you get me some advice?

/* my sandpoint8245.h */

#ifndef __CONFIG_H #define __CONFIG_H

/*

• High Level Configuration Options
• (easy to change)

*/

#define CONFIG_MPC8245 1

#if 0 #define USE_DINK32 1 #else #undef USE_DINK32 #endif

#define CONFIG_CONS_INDEX 1 #define CONFIG_BAUDRATE 9600

#define CONFIG_COMMANDS ( CONFIG_CMD_DFL ~CFG_CMD_NET)

/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */ #include <cmd_confdefs.h> /*

• Miscellaneous configurable options

*/ #define CFG_LONGHELP 1 /* undef to save memory */ #define CFG_PROMPT "=> " /* Monitor Command Prompt */ #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ #define CFG_MAXARGS 16 /* max number of command args */ #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ #define CFG_LOAD_ADDR 0x00100000 /* default load address */ #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */

/*-----------------------------------------------------------------------

• PCI stuff

*----------------------------------------------------------------------- */ #define CONFIG_PCI /* include pci support */ #define CONFIG_PCI_PNP /*-----------------------------------------------------------------------

• Start addresses for the final memory configuration
• (Set up by the startup code)
• Please note that CFG_SDRAM_BASE _must_ start at 0

*/ #define CFG_SDRAM_BASE 0x00000000 #define CFG_MAX_RAM_SIZE 0x10000000

#define CFG_RESET_ADDRESS 0xFFF00100

#if defined (USE_DINK32) #define CFG_MONITOR_LEN 0x00030000 #define CFG_MONITOR_BASE 0x00090000 #define CFG_RAMBOOT 1 #define CFG_INIT_RAM_ADDR (CFG_MONITOR_BASE + CFG_MONITOR_LEN) #define CFG_INIT_RAM_END 0x10000 #define CFG_GBL_DATA_SIZE 256 /* size in bytes reserved for initial data */ #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET #else #undef CFG_RAMBOOT #define CFG_MONITOR_LEN 0x00030000 #define CFG_MONITOR_BASE TEXT_BASE

/*#define CFG_GBL_DATA_SIZE 256*/ #define CFG_GBL_DATA_SIZE 128

#define CFG_INIT_RAM_ADDR 0x40000000 #define CFG_INIT_RAM_END 0x1000 #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)

#endif

#define CFG_FLASH_BASE 0xFFF00000 #if 1 #define CFG_FLASH_SIZE (512 * 1024) /* sandpoint has tiny eeprom */ #else #define CFG_FLASH_SIZE (1024 * 1024) /* Unity has onboard 1MByte flash */ #endif #define CFG_ENV_IS_IN_FLASH 1 #define CFG_ENV_OFFSET 0x00004000 /* Offset of Environment Sector */ #define CFG_ENV_SIZE 0x00002000 /* Total Size of Environment Sector */

#define CFG_MALLOC_LEN (512 << 10) /* Reserve 512 kB for malloc() */

#define CFG_MEMTEST_START 0x00000000 /* memtest works on */ #define CFG_MEMTEST_END 0x04000000 /* 0 ... 32 MB in DRAM */

#define CFG_EUMB_ADDR 0xFC000000

#define CFG_FLASH_RANGE_BASE 0xFF000000 /* flash memory address range */ #define CFG_FLASH_RANGE_SIZE 0x01000000 #define FLASH_BASE0_PRELIM 0xFFF00000 /* sandpoint flash */

#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } #define CFG_FLASH_BANKS { FLASH_BASE0_PRELIM }

/*

• NS16550 Configuration

*/ #define CFG_NS16550 #define CFG_NS16550_SERIAL

#define CFG_NS16550_REG_SIZE 1

#define CFG_NS16550_CLK 1843200

#define CFG_NS16550_COM1 (CFG_EUMB_ADDR + 0x4500) #define CFG_NS16550_COM2 (CFG_EUMB_ADDR + 0x4600)

/*

• Low Level Configuration Settings
• (address mappings, register initial values, etc.)
• You should know what you are doing if you make changes here.

*/

#define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */

#define CFG_ROMNAL 7 /*rom/flash next access time */ #define CFG_ROMFAL 11 /*rom/flash access time */

#define CFG_REFINT 430 /* no of clock cycles between CBR refresh cycles */

/* the following are for SDRAM only*/ #define CFG_BSTOPRE 121 /* Burst To Precharge, sets open page interval */ #define CFG_REFREC 8 /* Refresh to activate interval */ #define CFG_RDLAT 4 /* data latency from read command */ #define CFG_PRETOACT 3 /* Precharge to activate interval */ #define CFG_ACTTOPRE 5 /* Activate to Precharge interval */ #define CFG_ACTORW 3 /* Activate to R/W */ #define CFG_SDMODE_CAS_LAT 3 /* SDMODE CAS latency */ #define CFG_SDMODE_WRAP 0 /* SDMODE wrap type */ #if 0 #define CFG_SDMODE_BURSTLEN 2 /* OBSOLETE! SDMODE Burst length 2=4, 3=8 */ #endif

#define CFG_REGISTERD_TYPE_BUFFER 0 #define CFG_EXTROM 0 #define CFG_REGDIMM 0

/* memory bank settings*/ /*

• only bits 20-29 are actually used from these vales to set the
• start/end address the upper two bits will be 0, and the lower 20
• bits will be set to 0x00000 for a start address, or 0xfffff for an
• end address

*/ #define CFG_BANK0_START 0x00000000 #define CFG_BANK0_END (CFG_MAX_RAM_SIZE - 1) #define CFG_BANK0_ENABLE 1 #define CFG_BANK1_START 0x3ff00000 #define CFG_BANK1_END 0x3fffffff #define CFG_BANK1_ENABLE 0 #define CFG_BANK2_START 0x3ff00000 #define CFG_BANK2_END 0x3fffffff #define CFG_BANK2_ENABLE 0 #define CFG_BANK3_START 0x3ff00000 #define CFG_BANK3_END 0x3fffffff #define CFG_BANK3_ENABLE 0 #define CFG_BANK4_START 0x00000000 #define CFG_BANK4_END 0x00000000 #define CFG_BANK4_ENABLE 0 #define CFG_BANK5_START 0x00000000 #define CFG_BANK5_END 0x00000000 #define CFG_BANK5_ENABLE 0 #define CFG_BANK6_START 0x00000000 #define CFG_BANK6_END 0x00000000 #define CFG_BANK6_ENABLE 0 #define CFG_BANK7_START 0x00000000 #define CFG_BANK7_END 0x00000000 #define CFG_BANK7_ENABLE 0 /*

• Memory bank enable bitmask, specifying which of the banks defined above

are actually present. MSB is for bank #7, LSB is for bank #0. */ #define CFG_BANK_ENABLE 0x01

#define CFG_ODCR 0xff /* configures line driver impedances, */ /* see 8240 book for bit definitions */ #define CFG_PGMAX 0x32 /* how long the 8240 retains the */ /* currently accessed page in memory */ /* see 8240 book for details */

/* SDRAM 0 - 256MB */ #define CFG_IBAT0L (CFG_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) #define CFG_IBAT0U (CFG_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)

/* stack in DCACHE @ 1GB (no backing mem) */ #if defined(USE_DINK32) #define CFG_IBAT1L (0x40000000 | BATL_PP_00 ) #define CFG_IBAT1U (0x40000000 | BATU_BL_128K ) #else #define CFG_IBAT1L (CFG_INIT_RAM_ADDR | BATL_PP_10 | BATL_MEMCOHERENCE) #define CFG_IBAT1U (CFG_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP) #endif

/* PCI memory */ #define CFG_IBAT2L (0x80000000 | BATL_PP_10 | BATL_CACHEINHIBIT) #define CFG_IBAT2U (0x80000000 | BATU_BL_256M | BATU_VS | BATU_VP)

/* Flash, config addrs, etc */ #define CFG_IBAT3L (0xF0000000 | BATL_PP_10 | BATL_CACHEINHIBIT) #define CFG_IBAT3U (0xF0000000 | BATU_BL_256M | BATU_VS | BATU_VP)

#define CFG_DBAT0L CFG_IBAT0L #define CFG_DBAT0U CFG_IBAT0U #define CFG_DBAT1L CFG_IBAT1L #define CFG_DBAT1U CFG_IBAT1U #define CFG_DBAT2L CFG_IBAT2L #define CFG_DBAT2U CFG_IBAT2U #define CFG_DBAT3L CFG_IBAT3L #define CFG_DBAT3U CFG_IBAT3U

/*

• For booting Linux, the board info and command line data
• have to be in the first 8 MB of memory, since this is
• the maximum mapped by the Linux kernel during initialization.

*/ #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ /*-----------------------------------------------------------------------

• FLASH organization

*/ #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */ #define CFG_MAX_FLASH_SECT 20 /* max number of sectors on one chip */

#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ #define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */

/*-----------------------------------------------------------------------

• Cache Configuration

*/ #define CFG_CACHELINE_SIZE 32 /* For MPC8240 CPU */ #if (CONFIG_COMMANDS & CFG_CMD_KGDB) # define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */ #endif /*

• Internal Definitions
• Boot Flags

*/ #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ #define BOOTFLAG_WARM 0x02 /* Software reboot #endif /* __CONFIG_H */

---

�K�O��ť MSN �^�y�DzߡG�M�u�H�Ѯv�u�W�ǭ^�� http://www.msn.com.tw/english/

--__--__--

Message: 7 To: Pierre AUBERT p.aubert@staubli.com Cc: Mailing list U-Boot u-boot-users@lists.sourceforge.net Subject: Re: [U-Boot-Users] patch to add IDE supprot on MPC5200 From: Wolfgang Denk wd@denx.de Date: Fri, 27 Feb 2004 11:00:18 +0100

In message 403EFF49.5040401@staubli.com you wrote:

...

...

Seems you're busy as a bee these days... :-)

Not only these days ... ;-)

:-)

...

It seems that the IDE patch doesn't appears on the CVS. Is it a sourceforge problem ?

No, mea culpa. It should be available in CVS now.

Best regards,

Wolfgang Denk

-- Software Engineering: Embedded and Realtime Systems, Embedded Linux Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Email: wd@denx.de Build a system that even a fool can use and only a fool will want to use it.

--__--__--

Message: 8 Date: Fri, 27 Feb 2004 16:09:50 +0530 From: "RamanaYV" venkataramana_y@mic.co.in To: u-boot-users@lists.sourceforge.net Subject: [U-Boot-Users] U-BOOT for MPC860T customized board

MPC860T: Running clock frequency-------50MHz Bus clock frequency------------50MHz without 32 kHz clock.

Flash: Manufacturer--------------------FUJITSU Type-------------------------------MBM29LV650UE/651UE Capacity of each flash-------64M bit (4M x 16) Number of chips---------------2 Bus width------------------------32

connections between processor and flashes are like,

Processor--------------Flash1-------------------------Flash2

WE0----------------------/WE----------------------------------

WE2---------------------------------------------------------/WE

CS0----------------------/CE------------------------------/CE

A29-A8-----------------A0-A21-----------------------A0-A21

D15-D0-----------------DQ0-DQ15------------------------------

D31-D16----------------------------------------------DQ0-DQ15

SDRAM: Manufacturer------------------------WINBOND Type-----------------------------------W986416CH Capacity of each SDRAM------64M bit (1M x 16 bit x 4 banks) Number of chips-------------------2 Bus width---------------------------32 connections between processor and SDRAM's are like,

Processor--------------SDRAM1-------------------------SDRAM2

CS1----------------------/CS---------------------------------/CS

A29-A20---------------A0-A9-----------------------------A0-A21

D15-D0-----------------DQ0-DQ15---------------------------------

D31-D16-----------------------------------------------------DQ0-DQ15

Ethernet is on FEC PHY is ---------LXT972

can you please suggest any standard board with the above configuration.

Thanking you, Ramana

--__--__--

Message: 9 From: "Glen Wolverton" Glen_Wolverton@engim.com To: "'Ole Andreas Torvmark'" ole.torvmark@radionor.no, u-boot-users@lists.sourceforge.net Subject: RE: [U-Boot-Users] MPC8247 and others Date: Fri, 27 Feb 2004 07:48:43 -0500

I ported u-boot to our custom board with an mpc8248 using the mpc8266ads board as a starting point and adding to the mpc8260 cpu files. There is really not that much of a difference.

Glen Wolverton

-----Original Message----- From: u-boot-users-admin@lists.sourceforge.net [mailto:u-boot-users-admin@lists.sourceforge.net] On Behalf Of Ole Andreas Torvmark Sent: Friday, February 27, 2004 2:09 AM To: u-boot-users@lists.sourceforge.net Subject: [U-Boot-Users] MPC8247 and others

Hi ! We are developing a new board using the new MPC8247 processors from Motorola.

You guys probably know this already :

MPC8247 is part of a new family of PowerQUICC II processors from Motorola. This new family include MPC8247,MPC8248,MPC8271,MPC8272 which are all derivatives from of the MPC8280 and MPC8260.=20

Since I would like to post back patches and add support code for this CPU back to the U-Boot project I was wondering what is best when starting : Add a new directory to cpu, mpc8272 (or something) and copying code from mpc8260 and changing this or add changes with defines in the MPC8260 directory. The MPC8260 and MPC8247 are very similar but there are some changes, configuration registers (HRCW is changed among others (start.S)) and an USB controller etc.

What is the best approach ?

Best regards

Ole Andreas Torvmark B. Sc. E. E. R & D Engineer Radionor Communications AS Ingvald Ystg=E5rds Vei 3A NO7047 Trondheim=20 Norway ole.torvmark@radionor.no www.radionor.no

---

SF.Net is sponsored by: Speed Start Your Linux Apps Now. Build and deploy apps & Web services for Linux with a free DVD software kit from IBM. Click Now! http://ads.osdn.com/?ad_id=1356&alloc_id438&op=3Dick _______________________________________________ U-Boot-Users mailing list U-Boot-Users@lists.sourceforge.net https://lists.sourceforge.net/lists/listinfo/u-boot-users

--__--__--

Message: 10 Subject: RE: [U-Boot-Users] IDE LBA48 support and vsprintf 64bit support Date: Fri, 27 Feb 2004 05:55:53 -0700 From: "VanBaren, Gerald (AGRE)" Gerald.VanBaren@smiths-aerospace.com To: u-boot-users@lists.sourceforge.net

A much simpler, although not quite as pretty nor as flexible, solution is= to print 64 bit integers in two halves. This only works for hex printouts= and the %08X (zero fill with 8 positions) is necessary to make it work.

printf("This is a hex 64 bit long: %08X%08X", (unsigned int)(data >> 32),= (unsigned int)data);

gvb

...

-----Original Message----- From: u-boot-users-admin@lists.sourceforge.net [mailto:u-boot-users-admin@lists.sourceforge.net]On Behalf Of Wolfgang Denk Sent: Thursday, February 26, 2004 8:09 PM To: Rune Torgersen Cc: u-boot-users@lists.sourceforge.net Subject: Re: [U-Boot-Users] IDE LBA48 support and vsprintf=0D 64bit support =0D =0D =0D In message=0D <DCEAAC0833DD314AB0B58112AD99B93B06DA76@ismail.innsys.innovsys .com> you wrote:

...

=0D Here are two patches. First patch gives vsprintf the ability to print 64bit=0D

integers by using

...

L as the qualifier Eg printf("a 64 bit number: %Lx", a64bitnumber); Also adds simple_strtoull (that handles long longs) =0D Second patch adds 48bit addressing support to the IDE interface. Needs the vsprintf patches to be able to print larger capacity.

=0D Ummm... actually I don't like to increase the memory footprint for all systems for a feature which nearly nobody ever needs. I think it should be possible to print the large capacities without using such data formats (I guess you don't need 64 bit precision). =0D Best regards, =0D Wolfgang Denk =0D --=0D Software Engineering: Embedded and Realtime Systems, Embedded Linux Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Email: wd@denx.de How long does it take a DEC field service engineer to change a lightbulb? It depends on how many bad ones he brought with him. =0D =0D

---

SF.Net is sponsored by: Speed Start Your Linux Apps Now. Build and deploy apps & Web services for Linux with a free DVD software kit from IBM. Click Now! http://ads.osdn.com/?ad_id=3D1356&alloc_id=3D3438&op=3Dclick _______________________________________________ U-Boot-Users mailing list U-Boot-Users@lists.sourceforge.net https://lists.sourceforge.net/lists/listinfo/u-boot-users =0D

---

The information contained in, or attached to, this e-mail, may contain= confidential information and is intended solely for the use of the= individual or entity to whom they are addressed and may be subject to= legal privilege. If you have received this e-mail in error you should= notify the sender immediately by reply e-mail, delete the message from= your system and notify your system manager. Please do not copy it for any= purpose, or disclose its contents to any other person. The views or= opinions presented in this e-mail are solely those of the author and do= not necessarily represent those of the company. The recipient should= check this e-mail and any attachments for the presence of viruses. The= company accepts no liability for any damage caused, directly or= indirectly, by any virus transmitted in this email.

---

--__--__--

---

U-Boot-Users mailing list U-Boot-Users@lists.sourceforge.net https://lists.sourceforge.net/lists/listinfo/u-boot-users

End of U-Boot-Users Digest