[U-Boot-Users] ppc440: EBC 32-bit bus width setting

This affects EBC_BXCR_BW_32BIT defined in include/ppc440.h

According to the AMCC 440EPx User Manual (v1.14), pg 591, figure 22-18, BW (bits 17:18) should be 10 for a 32-bit bus width. This is also repeated for the NAND controller, section 23.4.5 on pg 600.

According to the IBM 440GX User's Manual (November 21, 2003), pg 1037, figure 30-23, BW (bits 17:18) should be 11. A rather old manual.

Can others help confirm the settings for these processors and other 440 family members.

Thanks.