-----BEGIN PGP SIGNED MESSAGE----- Hash: SHA1
On 10/30/12 15:47, Ilya Yanok wrote:
Add NAND pins mux settings for AM335X devices. Enable NAND pins for AM335X EVM board.
Signed-off-by: Ilya Yanok ilya.yanok@cogentembedded.com
[snip]
@@ -435,11 +456,16 @@ void enable_board_pin_mux(struct am335x_baseboard_id *header) unsigned short profile = detect_daughter_board_profile(); configure_module_pin_mux(rgmii1_pin_mux); configure_module_pin_mux(mmc0_pin_mux); +#ifdef CONFIG_NAND_OMAP_GPMC + configure_module_pin_mux(nand_pin_mux); +#endif /* In profile #2 i2c1 and spi0 conflict. */ if (profile & ~PROFILE_2) configure_module_pin_mux(i2c1_pin_mux); else if (profile == PROFILE_2) { +#ifndef CONFIG_NAND_OMAP_GPMC configure_module_pin_mux(mmc1_pin_mux); +#endif
Minor problem, NAND just isn't available in PROFILE_2 or PROFILE_3. We should just do the pinmux when we're in anything but those profiles.
- -- Tom