12 Oct
2010
12 Oct
'10
5:12 p.m.
Dear stefano babic,
In message 4CB4776D.8050905@denx.de you wrote:
Does it work with both "dcache on" and "dcache off" settings?
Well, as there is not yet support for L2-Cache on the MX51, we can say yes ;-). However, this range of memory is used directly from the IPU processor and not by the CPU, as well as in Linux without calling any function to invalidate the cache. But I agree, it should be tested again when support for L2-cache will be integrated.
What about L1 cache? Have Heiko's chache patches been adapted for MX5 yet?
Best regards,
Wolfgang Denk
--
DENX Software Engineering GmbH, MD: Wolfgang Denk & Detlev Zundel
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: wd@denx.de
When the bosses talk about improving productivity, they are never
talking about themselves.