[PATCH 16/18] riscv: define a cache line size for the generic CPU