Re: [U-Boot] [PATCH 4/5] fpga: virtex2: Add additional clock cycles after DONE assertion