4 Dec
2008
4 Dec
'08
10:01 p.m.
On Fri, Nov 21, 2008 at 2:31 AM, Dave Liu daveliu@freescale.com wrote:
Some 85xx processors have the advanced power management feature, such as wake up ARP, that needs enable the automatic self refresh.
If the DDR controller pass the SR_IT (self refresh idle threshold) idle cycles, it will automatically enter self refresh. However, anytime one transaction is issued to the DDR controller, it will reset the counter and exit self refresh state.
Signed-off-by: Dave Liu daveliu@freescale.com
Applied to 85xx-next, thanks