Hi,
I got a nudge from some folk chatting with Wolfgang about RESET and did this patch. All for RPXlite_DW board.
* Patch by Sam Song, 21 August 2004: - Add RESET support for RPXlite_DW board - Adjust CPU:BUS frequency rato 1:1 when core frequency less than 50MHz
Best regards,
Sam
===================================================
diff -purN u-boot-2004-08-18-2000-orig/include/configs/RPXlite_DW.h u-boot-2004-08-18-2000/include/configs/RPXlite_DW.h --- u-boot-2004-08-18-2000-orig/include/configs/RPXlite_DW.h Sat Aug 21 17:10:22 2004 +++ u-boot-2004-08-18-2000/include/configs/RPXlite_DW.h Sat Aug 21 17:20:25 2004 @@ -82,8 +82,8 @@ "net_nfs=tftp 200000 $(bootfile);run nfsargs addip;bootm\0" \ "gatewayip=172.16.115.254\0" \ "netmask=255.255.255.0\0" \ - "kernel_addr=ff880000\0" \ - "ramdisk_addr=ff980000\0" \ + "kernel_addr=ff080000\0" \ + "ramdisk_addr=ff200000\0" \ "" #define CONFIG_BOOTCOMMAND "run flash_self"
@@ -178,6 +178,8 @@ #define CFG_ENV_SIZE 0x8000 /* Total Size of Environment Sector */ #endif
+#define CFG_RESET_ADDRESS ((ulong)((((immap_t *)CFG_IMMR)->im_clkrst.res))) +
/*----------------------------------------------------------------------- * Cache Configuration */ @@ -249,9 +251,12 @@ * power management and some other internal clocks */ #define SCCR_MASK SCCR_EBDF00 -/* Up to 64MHz system clock, we use 1:2 SYSTEM/BUS ratio */ +/* Up to 48MHz system clock, we use 1:1 SYSTEM/BUS ratio */ +#if defined(RPXlite_64MHz) #define CFG_SCCR ( SCCR_TBS | SCCR_EBDF01 ) /* %%%SCCR:0x02020000 */ - +#else +#define CFG_SCCR ( SCCR_TBS | SCCR_EBDF00 ) /* %%%SCCR:0x02000000 */ +#endif
/*----------------------------------------------------------------------- * PCMCIA stuff
*-----------------------------------------------------------------------
_________________________________________________________ Do You Yahoo!? 150万曲MP3疯狂搜，带您闯入音乐殿堂 http://music.yisou.com/ 美女明星应有尽有，搜遍美图、艳图和酷图 http://image.yisou.com 1G就是1000兆，雅虎电邮自助扩容！ http://cn.rd.yahoo.com/mail_cn/tag/1g/*http://cn.mail.yahoo.com/event/mail_1...