[Xilinx Zynq]: spurious UART receive on startup