wrong email subject add mips64/cpu.h. You are adding cpu.c.
2012/8/14 Zhi-zhou Zhang etou.zh@gmail.com:
diff --git a/arch/mips/cpu/mips64/cpu.c b/arch/mips/cpu/mips64/cpu.c new file mode 100644 index 0000000..1ead349 --- /dev/null +++ b/arch/mips/cpu/mips64/cpu.c @@ -0,0 +1,116 @@ +/*
- (C) Copyright 2003
- Wolfgang Denk, DENX Software Engineering, wd@denx.de
- See file CREDITS for list of people who contributed to this
- project.
- This program is free software; you can redistribute it and/or
- modify it under the terms of the GNU General Public License as
- published by the Free Software Foundation; either version 2 of
- the License, or (at your option) any later version.
- This program is distributed in the hope that it will be useful,
- but WITHOUT ANY WARRANTY; without even the implied warranty of
- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- GNU General Public License for more details.
- You should have received a copy of the GNU General Public License
- along with this program; if not, write to the Free Software
- Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- MA 02111-1307 USA
- */
+#include <common.h> +#include <command.h> +#include <netdev.h> +#include <asm/mipsregs.h> +#include <asm/cacheops.h> +#include <asm/reboot.h>
+#define cache_op(op,addr) \
- __asm__ __volatile__( \
- " .set push \n" \
- " .set noreorder \n" \
- " .set mips64\n\t \n" \
- " cache %0, %1 \n" \
- " .set pop \n" \
- : \
- : "i" (op), "R" (*(unsigned char *)(addr)))
+void __attribute__((weak)) _machine_restart(void) +{ +}
+int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]) +{
- _machine_restart();
- fprintf(stderr, "*** reset failed ***\n");
- return 0;
+}
+void flush_cache(ulong start_addr, ulong size) +{
- unsigned long lsize = CONFIG_SYS_CACHELINE_SIZE;
- unsigned long addr = start_addr & ~(lsize - 1);
- unsigned long aend = (start_addr + size - 1) & ~(lsize - 1);
- /* aend will be miscalculated when size is zero, so we return here */
- if (size == 0)
- return;
- while (1) {
- cache_op(Hit_Writeback_Inv_D, addr);
- cache_op(Hit_Invalidate_I, addr);
- if (addr == aend)
- break;
- addr += lsize;
- }
+}
+void flush_dcache_range(ulong start_addr, ulong stop) +{
- unsigned long lsize = CONFIG_SYS_CACHELINE_SIZE;
- unsigned long addr = start_addr & ~(lsize - 1);
- unsigned long aend = (stop - 1) & ~(lsize - 1);
- while (1) {
- cache_op(Hit_Writeback_Inv_D, addr);
- if (addr == aend)
- break;
- addr += lsize;
- }
+}
+void invalidate_dcache_range(ulong start_addr, ulong stop) +{
- unsigned long lsize = CONFIG_SYS_CACHELINE_SIZE;
- unsigned long addr = start_addr & ~(lsize - 1);
- unsigned long aend = (stop - 1) & ~(lsize - 1);
- while (1) {
- cache_op(Hit_Invalidate_D, addr);
- if (addr == aend)
- break;
- addr += lsize;
- }
+}
+void write_one_tlb(int index, u32 pagemask, u32 hi, u32 low0, u32 low1) +{
- write_c0_entrylo0(low0);
- write_c0_pagemask(pagemask);
- write_c0_entrylo1(low1);
- write_c0_entryhi(hi);
- write_c0_index(index);
- tlb_write_indexed();
+}
+int cpu_eth_init(bd_t *bis) +{ +#ifdef CONFIG_SOC_AU1X00
- au1x00_enet_initialize(bis);
+#endif
- return 0;
+}
drop the cpu_eth_init, it is not needed in mips64
-- Regards, Zhizhou Zhang
U-Boot mailing list U-Boot@lists.denx.de http://lists.denx.de/mailman/listinfo/u-boot