January 2020 - U-Boot

Please pull mmc-1-16-2020
by Peng Fan 16 Jan '20

16 Jan '20

Hi Tom, Please pull mmc-1-16-2020 ----------------------------------------------------------- Cleanup of fsl_esdhc driver together with arch/defconfig change Add quirk for APP_CMD retry ----------------------------------------------------------- CI: https://travis-ci.org/MrVan/u-boot/builds/637786520 Thanks, Peng. The following changes since commit 9d5d74c3ccdc78bac969d25e98eab96872e33b5c: Merge tag 'efi-2020-04-rc1-2' of https://gitlab.denx.de/u-boot/custodians/u-boot-efi (2020-01-15 12:29:23 -0500) are available in the Git repository at: https://gitlab.denx.de/u-boot/custodians/u-boot-mmc.git tags/mmc-1-16-2020 for you to fetch changes up to 26632b7541e85b24b86bc0188123a403eeee44d1: mmc: config help typo fix (2020-01-16 13:21:01 +0800) ---------------------------------------------------------------- Joel Johnson (2): mmc: add additional quirk for APP_CMD retry mmc: config help typo fix Yangbo Lu (6): mmc: fsl_esdhc_imx: drop QorIQ eSDHC specific peripheral clock code mmc: fsl_esdhc: drop useless fdt fixup powerpc/mpc85xx: drop eSDHC periperhal clock code Add global variable sdhc_per_clk for arm/powerpc configs: ls1028a: use default SDHC clock divider value Drop CONFIG_FSL_ESDHC_USE_PERIPHERAL_CLK usage arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch2_speed.c | 29 ++++++++++------------------- arch/arm/cpu/armv8/fsl-layerscape/fsl_lsch3_speed.c | 22 ++++++++++------------ arch/arm/include/asm/global_data.h | 4 ++++ arch/powerpc/cpu/mpc85xx/speed.c | 49 +------------------------------------------------ arch/powerpc/include/asm/config_mpc85xx.h | 8 -------- arch/powerpc/include/asm/global_data.h | 1 + configs/ls1028aqds_tfa_SECURE_BOOT_defconfig | 1 - configs/ls1028aqds_tfa_defconfig | 1 - configs/ls1028ardb_tfa_SECURE_BOOT_defconfig | 1 - configs/ls1028ardb_tfa_defconfig | 1 - drivers/mmc/Kconfig | 11 +---------- drivers/mmc/fsl_esdhc.c | 41 ++++++++++++++++++++++------------------- drivers/mmc/fsl_esdhc_imx.c | 40 ---------------------------------------- drivers/mmc/mmc.c | 17 ++++++++++++++++- include/configs/T1040QDS.h | 1 - include/configs/T208xQDS.h | 1 - include/e500.h | 1 - include/mmc.h | 1 + scripts/config_whitelist.txt | 2 -- 19 files changed, 66 insertions(+), 166 deletions(-)

2 1

Please pull u-boot-marvell/master
by Stefan Roese 16 Jan '20

16 Jan '20

Hi Tom, please pull the first batch of MVEBU related patches in this merge window: ---------------------------------------------------------------- - Clearfog: Fix SD booting (Baruch) - Misc updates to MMC handling in SPL to support booting from main data partition (vs hardware boot partition) on MVEBU (Baruch) ---------------------------------------------------------------- Here the Travis build, without any issues: https://travis-ci.org/stroese/u-boot/builds/637873534 Thanks, Stefan The following changes since commit 9d5d74c3ccdc78bac969d25e98eab96872e33b5c: Merge tag 'efi-2020-04-rc1-2' of https://gitlab.denx.de/u-boot/custodians/u-boot-efi (2020-01-15 12:29:23 -0500) are available in the Git repository at: git@gitlab.denx.de:u-boot/custodians/u-boot-marvell.git for you to fetch changes up to e6a5a5c72b63fd6d2c7ed48b3e49d8da726c69c2: arm: mvebu: clearfog: update eMMC documentation (2020-01-16 10:59:14 +0100) ---------------------------------------------------------------- Baruch Siach (4): configs: clearfog: enable SPL_DM_GPIO to fix boot from SD spl: mmc: support uboot image offset on main partition arm: mvebu: clearfog: set uboot image SD card offset arm: mvebu: clearfog: update eMMC documentation board/solidrun/clearfog/README | 6 ------ common/spl/Kconfig | 12 ++++++++++++ common/spl/spl_mmc.c | 15 +++++++++++++-- configs/clearfog_defconfig | 3 ++- 4 files changed, 27 insertions(+), 9 deletions(-)

2 1

[RFC PATCH] Revert "arm: Show cache warnings in U-Boot proper only"
by Andre Przywara 16 Jan '20

16 Jan '20

According to commit 11aa6a32eb5f ("arm: cache: Implement cache range check for v7"), which introduced check_cache_range(), this was meant as a pure debugging feature, only to be compiled in when a developer explicitly #defined DEBUG in cache.c. Presumably the intention was to help with finding *certain* alignment issues with DMA buffers. Commit bcc53bf09589 ("arm: Show cache warnings in U-Boot proper only") compiled this in *unconditionally* into U-Boot proper. This has the annoying side effect of producing tons of somewhat pointless warnings about non-aligned clean&invalidate operations, which tend to be appeased by even more pointless rounding operations in many drivers (mostly those used on ARM boards). Bring back the old behaviour, of only compiling this in for DEBUG situations, but staying silent otherwise. This reverts commit bcc53bf095893fbdae531a9a7b5d4ef4a125a7fc. Signed-off-by: Andre Przywara <andre.przywara(a)arm.com> --- Hi, if the intention was indeed to always force cache maintenance range alignments, I would like to open a discussion on this, because I believe it is not useful, especially in the clean&invalidate case. Cheers, Andre. arch/arm/lib/cache.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm/lib/cache.c b/arch/arm/lib/cache.c index 007d4ebc49..f6c5c774cd 100644 --- a/arch/arm/lib/cache.c +++ b/arch/arm/lib/cache.c @@ -57,8 +57,8 @@ int check_cache_range(unsigned long start, unsigned long stop) ok = 0; if (!ok) { - warn_non_spl("CACHE: Misaligned operation at range [%08lx, %08lx]\n", - start, stop); + debug("CACHE: Misaligned operation at range [%08lx, %08lx]\n", + start, stop); } return ok; -- 2.14.5

4 9

libfdt update increase boot time
by Patrice CHOTARD 16 Jan '20

16 Jan '20

Hi All Since the last sync of libfdt [1], boot time increase of 2.3 seconds on STM32MP1 dk2 board On v2020.1 tag: STM32MP> bootstage report Timer summary in microseconds (9 records): Mark Elapsed Stage 0 0 reset 571,804 571,804 board_init_f 3,535,935 2,964,131 board_init_r 3,954,721 418,786 id=64 4,006,006 51,285 id=65 4,006,708 702 main_loop 4,559,423 552,715 id=175 After reverting 'f0921f5098d8 (dt: Sync up to the latest libfdt)', boot time was restored: STM32MP> bootstage report Timer summary in microseconds (9 records): Mark Elapsed Stage 0 0 reset 568,918 568,918 board_init_f 1,801,471 1,232,553 board_init_r 2,074,570 273,099 id=64 2,101,242 26,672 id=65 2,101,944 702 main_loop 3,229,354 1,127,410 id=175 After some investigation, the new implementation of fdt32_ld() is responsible of this time consuming. Same issue has been already encountered on TF-A side [2]. TF-A community has decided to not update libfdt with v1.4.7 and stayed on the previous one v1.4.6 to avoid similar regression. Thanks Patrice [1] https://patchwork.ozlabs.org/cover/1185039/ [2] https://github.com/dgibson/dtc/issues/19

3 2

EHCI timeout on Beagleboard xM with u-boot 2020.01
by Guillaume Gardet 16 Jan '20

16 Jan '20

Hi, Booting u-boot 2020.01 on a Beagleboard xM, I get the following EHCI timeouts: ********** USB0: USB EHCI 1.00 scanning bus 0 for devices... EHCI timed out on TD - token=0x80008d80 EHCI timed out on TD - token=0x80008d80 EHCI timed out on TD - token=0x80008d80 EHCI timed out on TD - token=0x80008d80 EHCI timed out on TD - token=0x80008d80 EHCI timed out on TD - token=0x80008c80 EHCI timed out on TD - token=0x80008c80 EHCI timed out on TD - token=0x80008c80 EHCI timed out on TD - token=0x80008c80 EHCI timed out on TD - token=0x80008c80 2 USB Device(s) found scanning usb for ethernet devices... 0 Ethernet Device(s) found ********** Cheers, Guillaume

2 1

[GIT PULL] Xilinx patches for v2020.04
by Michal Simek 16 Jan '20

16 Jan '20

Hi Tom, please pull the following changes to your tree. The major part of this pull request is using only one defconfig for Xilinx ZynqMP platforms. The same change should also happen with Zynq platforms but I haven't had a time to do it (Microblaze is using it from the begining and Versal too). I have also added that custom script for u-boot.itb generation to get things going before unification can happen as we talked about. I have sync up Linux DT with U-Boot but still there are things to work on. There are some minor changes in generic code. For more information take a look at tag description below. Travis looks good https://travis-ci.org/michalsimek/u-boot/builds/636763911 and gitlab CI too. https://gitlab.denx.de/u-boot/custodians/u-boot-microblaze/pipelines/1849 Thanks, Michal The following changes since commit 88366b96ee0d8640b2af53e4026dbaeed0fab5e0: travis: Switch to QEMU v4.2.0 globally (2020-01-11 08:07:03 -0500) are available in the Git repository at: git@gitlab.denx.de:u-boot/custodians/u-boot-microblaze.git tags/xilinx-for-v2020.04 for you to fetch changes up to ddb55ff8a66dabe3365735eff9f901bb259c223f: arm64: versal: Enable board_late_init calling (2020-01-14 09:06:42 +0100) ---------------------------------------------------------------- Xilinx/FPGA changes for v2020.04 ARM64: - Add INIT_SPL_RELATIVE dependency SPL: - FIT image fix - Enable customization of bl2_plat_get_bl31_params() Pytest: - Add test for octal/hex conversions Microblaze: - Fix manual relocation for one SPI instance Nand: - Convert zynq/zynqmp drivers to DM Xilinx: - Enable boot script location via Kconfig - Support OF_SEPARATE in board FDT selection - Remove low level uart setup it is done later by code - Add support for DEVICE_TREE variable passing for SPL Zynq: - Enable jtag boot mode via distro boot - Removing unused baseaddresses from hardware.h - DT fixups ZynqMP: - Fix emmc boot sequence - Simplify spl logic around bss and board_init_r() - Support psu_post_config_data() calling - Tune mini-nand DTS - Fix psu wiring for a2197 boards - Add runtime MMC device boot order filling in spl - Clear ATF handoff handling with custom bl2_plat_get_bl31_params() - Add support u-boot.its generation - Use single image configuration for all platforms - Enable PANIC_HANG via Kconfig - DT fixups - Firmware fixes - Add support for zcu208 and zcu1285 Versal: - Fix emmc boot sequence - Enable board_late_init() by default ---------------------------------------------------------------- Ashok Reddy Soma (6): mtd: nand: Move arasan nand driver to driver model mtd: nand: Remove hardcoded base address of nand spi: Fix manual relocation calling more times zynq: mtd: nand: Move zynq nand driver to driver model zynq: mtd: nand: Remove hardcoded base addresses firmware: Remove probe which is causing extra bind Jan Kiszka (1): arm64: dts: zcu100-revC: Give wifi some time after power-on Michal Simek (33): spl: atf: Add missing ndepth initialization arm64: zynqmp: Do not call bss init and board_init_r from board_init_f arm64: Enable INIT_SP_RELATIVE by default when POC is enabled arm64: zynqmp: Rename fw_dtb variable to fdt_blob arm64: zynqmp: Add support for OF_SEPARATE with board DTB arm64: zynqmp: Do not assing MIO34 that early on zcu100 arm64: zynqmp: Remove low level UART setting arm: zynq: Remove low level UART setting arm64: zynqmp: Enable bind/unbind commands for all boards arm64: zynqmp: Remove nand partition description from mini-nand arm64: zynqmp: Fix symlinks to SC psu_init* files arm64: zynqmp: Add board_boot_order for MMC boot extension arm64: zynqmp: Fix return value of board_fit_config_name_match arm: xilinx: Use device tree which can be passed on cmd line spl: atf: Enable option to rewrite bl2_plat_get_bl31_params() arm: zynqmp: Wire SPL/ATF handoff structure properly ARM: zynq: Remove unused QSPI and USB addresses test/py: hush_if_test: Add tests to cover octal/hex values arm64: zynqmp: Add support for u-boot.itb generation with ATF arm64: zynqmp: Add missing Kconfig options to zynqmp_virt platform arm64: zynqmp: Use zynqmp_virt platform arm64: zynqmp: Move PANIC to Kconfig arm64: zynqmp: Fix ina226 shunt resistor value ARM: zynq: Add missing nand/smcc nodes arm64: zynqmp: Add support for zcu208 arm64: zynqmp: Switch zcu100 revC to use firmware clock driver net: zynq: Add a note about RX_BUF macro arm64: zynqmp: Add support for zcu1285 revA board arm64: zynqmp: Remove incorrect phy from DT for zcu102-revB up arm64: dts: zynqmp: Fix node names which contain "_" arm64: zynqmp: Sync gpio-controller name location arm64: zynqmp: Sync gem clock nodes with mainline Linux arm64: versal: Enable board_late_init calling Raviteja Narayanam (1): arm64: zynqmp: Correct the type of eeprom for zcu216 boards Rob Herring (1): arm64: dts: Remove inconsistent use of 'arm,armv8' compatible string Sudeep Holla (1): arm64: dts: zynqmp: replace gpio-key,wakeup with wakeup-source property T Karthik Reddy (5): arm64: versal: Fix emmc boot mode boot_target issue arm64: zynqmp: Fix emmc boot mode boot_target sequence board: xilinx: Add support for user configurable boot script offset ARM: zynq: Add jtag distro boot support zynqmp: dts: Cleanup no-1-8-v property from sdhci dt nodes Zumeng Chen (1): ARM: dts: zynq: enablement of coresight topology Kconfig | 3 +- arch/arm/Kconfig | 1 + arch/arm/dts/Makefile | 2 + arch/arm/dts/zynq-7000.dtsi | 135 +++++++++++++++++++++++++++++ arch/arm/dts/zynq-zc770-xm011.dts | 8 ++ arch/arm/dts/zynqmp-clk-ccf.dtsi | 22 +++-- arch/arm/dts/zynqmp-clk.dtsi | 4 +- arch/arm/dts/zynqmp-mini-nand.dts | 49 ----------- arch/arm/dts/zynqmp-zcu100-revC.dts | 9 +- arch/arm/dts/zynqmp-zcu102-revA.dts | 12 +-- arch/arm/dts/zynqmp-zcu102-revB.dts | 2 +- arch/arm/dts/zynqmp-zcu106-revA.dts | 5 +- arch/arm/dts/zynqmp-zcu111-revA.dts | 5 +- arch/arm/dts/zynqmp-zcu1275-revB.dts | 4 + arch/arm/dts/zynqmp-zcu1285-revA.dts | 245 +++++++++++++++++++++++++++++++++++++++++++++++++++ arch/arm/dts/zynqmp-zcu208-revA.dts | 588 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ arch/arm/dts/zynqmp-zcu216-revA.dts | 6 +- arch/arm/dts/zynqmp.dtsi | 14 +-- arch/arm/mach-zynq/include/mach/hardware.h | 5 -- arch/arm/mach-zynqmp/Kconfig | 11 --- arch/arm/mach-zynqmp/handoff.c | 17 ++-- arch/arm/mach-zynqmp/include/mach/hardware.h | 2 - arch/arm/mach-zynqmp/include/mach/psu_init_gpl.h | 1 + arch/arm/mach-zynqmp/include/mach/sys_proto.h | 2 - arch/arm/mach-zynqmp/mkimage_fit_atf.sh | 123 ++++++++++++++++++++++++++ arch/arm/mach-zynqmp/psu_spl_init.c | 9 ++ arch/arm/mach-zynqmp/spl.c | 27 +++--- board/opalkelly/zynq/zynq-syzygy-hub/ps7_init_gpl.c | 4 - board/topic/zynq/zynq-topic-miami/ps7_init_gpl.c | 8 -- board/topic/zynq/zynq-topic-miamilite/ps7_init_gpl.c | 8 -- board/topic/zynq/zynq-topic-miamiplus/ps7_init_gpl.c | 8 -- board/xilinx/Kconfig | 11 ++- board/xilinx/common/board.c | 31 +++++-- board/xilinx/versal/board.c | 11 ++- board/xilinx/zynq/Makefile | 2 +- board/xilinx/zynq/board.c | 4 +- board/xilinx/zynq/zynq-cc108/ps7_init_gpl.c | 12 --- board/xilinx/zynq/zynq-dlc20-rev1.0/ps7_init_gpl.c | 4 - board/xilinx/zynq/zynq-microzed/ps7_init_gpl.c | 186 --------------------------------------- board/xilinx/zynq/zynq-zc702/ps7_init_gpl.c | 186 --------------------------------------- board/xilinx/zynq/zynq-zc706/ps7_init_gpl.c | 186 --------------------------------------- board/xilinx/zynq/zynq-zc770-xm010/ps7_init_gpl.c | 12 --- board/xilinx/zynq/zynq-zc770-xm011-x16/ps7_init_gpl.c | 12 --- board/xilinx/zynq/zynq-zc770-xm011/ps7_init_gpl.c | 12 --- board/xilinx/zynq/zynq-zc770-xm012/ps7_init_gpl.c | 12 --- board/xilinx/zynq/zynq-zc770-xm013/ps7_init_gpl.c | 12 --- board/xilinx/zynq/zynq-zed/ps7_init_gpl.c | 186 --------------------------------------- board/xilinx/zynq/zynq-zturn/ps7_init_gpl.c | 8 -- board/xilinx/zynq/zynq-zybo-z7/ps7_init_gpl.c | 4 - board/xilinx/zynq/zynq-zybo/ps7_init_gpl.c | 186 --------------------------------------- board/xilinx/zynqmp/Makefile | 2 +- board/xilinx/zynqmp/avnet-ultrazedev-cc-v1.0-ultrazedev-som-v1.0/psu_init_gpl.c | 8 -- board/xilinx/zynqmp/zynqmp-a2197-revA/psu_init_gpl.c | 8 -- board/xilinx/zynqmp/{zynqmp-a2197-g-revA => zynqmp-g-a2197-00-revA} | 0 board/xilinx/zynqmp/{zynqmp-a2197-m-revA => zynqmp-m-a2197-01-revA} | 0 board/xilinx/zynqmp/{zynqmp-a2197-p-revA => zynqmp-m-a2197-02-revA} | 0 board/xilinx/zynqmp/zynqmp-m-a2197-03-revA | 1 + board/xilinx/zynqmp/zynqmp-p-a2197-00-revA | 1 + board/xilinx/zynqmp/zynqmp-zc1232-revA/psu_init_gpl.c | 4 - board/xilinx/zynqmp/zynqmp-zc1254-revA/psu_init_gpl.c | 4 - board/xilinx/zynqmp/zynqmp-zc1275-revB/psu_init_gpl.c | 4 - board/xilinx/zynqmp/zynqmp-zc1751-xm015-dc1/psu_init_gpl.c | 4 - board/xilinx/zynqmp/zynqmp-zc1751-xm016-dc2/psu_init_gpl.c | 8 -- board/xilinx/zynqmp/zynqmp-zc1751-xm017-dc3/psu_init_gpl.c | 8 -- board/xilinx/zynqmp/zynqmp-zc1751-xm018-dc4/psu_init_gpl.c | 8 -- board/xilinx/zynqmp/zynqmp-zc1751-xm019-dc5/psu_init_gpl.c | 8 -- board/xilinx/zynqmp/zynqmp-zcu100-revC/psu_init_gpl.c | 15 ++-- board/xilinx/zynqmp/zynqmp-zcu102-rev1.0/psu_init_gpl.c | 8 -- board/xilinx/zynqmp/zynqmp-zcu102-revA/psu_init_gpl.c | 8 -- board/xilinx/zynqmp/zynqmp-zcu104-revA/psu_init_gpl.c | 8 -- board/xilinx/zynqmp/zynqmp-zcu106-revA/psu_init_gpl.c | 8 -- board/xilinx/zynqmp/zynqmp.c | 15 +++- common/spl/spl_atf.c | 17 +--- configs/avnet_ultra96_rev1_defconfig | 90 ------------------- configs/avnet_ultrazedev_cc_v1_0_ultrazedev_som_v1_0_defconfig | 2 +- configs/xilinx_versal_virt_defconfig | 1 - configs/xilinx_zynqmp_a2197_revA_defconfig | 113 ------------------------ configs/xilinx_zynqmp_e_a2197_00_revA_defconfig | 111 ------------------------ configs/xilinx_zynqmp_g_a2197_00_revA_defconfig | 111 ------------------------ configs/xilinx_zynqmp_m_a2197_01_revA_defconfig | 111 ------------------------ configs/xilinx_zynqmp_m_a2197_02_revA_defconfig | 111 ------------------------ configs/xilinx_zynqmp_m_a2197_03_revA_defconfig | 111 ------------------------ configs/xilinx_zynqmp_mini_defconfig | 1 + configs/xilinx_zynqmp_mini_emmc0_defconfig | 1 + configs/xilinx_zynqmp_mini_emmc1_defconfig | 1 + configs/xilinx_zynqmp_mini_nand_defconfig | 1 + configs/xilinx_zynqmp_mini_nand_single_defconfig | 1 + configs/xilinx_zynqmp_mini_qspi_defconfig | 1 + configs/xilinx_zynqmp_p_a2197_00_revA_defconfig | 112 ------------------------ configs/xilinx_zynqmp_virt_defconfig | 38 +++++++- configs/xilinx_zynqmp_zc1232_revA_defconfig | 49 ----------- configs/xilinx_zynqmp_zc1254_revA_defconfig | 49 ----------- configs/xilinx_zynqmp_zc1751_xm015_dc1_defconfig | 95 -------------------- configs/xilinx_zynqmp_zc1751_xm016_dc2_defconfig | 87 ------------------- configs/xilinx_zynqmp_zc1751_xm017_dc3_defconfig | 82 ------------------ configs/xilinx_zynqmp_zc1751_xm018_dc4_defconfig | 67 -------------- configs/xilinx_zynqmp_zc1751_xm019_dc5_defconfig | 60 ------------- configs/xilinx_zynqmp_zcu100_revC_defconfig | 87 ------------------- configs/xilinx_zynqmp_zcu102_rev1_0_defconfig | 111 ------------------------ configs/xilinx_zynqmp_zcu102_revA_defconfig | 111 ------------------------ configs/xilinx_zynqmp_zcu102_revB_defconfig | 110 ----------------------- configs/xilinx_zynqmp_zcu104_revA_defconfig | 91 ------------------- configs/xilinx_zynqmp_zcu104_revC_defconfig | 95 -------------------- configs/xilinx_zynqmp_zcu106_revA_defconfig | 104 ---------------------- configs/xilinx_zynqmp_zcu111_revA_defconfig | 93 -------------------- configs/xilinx_zynqmp_zcu1275_revA_defconfig | 49 ----------- configs/xilinx_zynqmp_zcu1275_revB_defconfig | 58 ------------- configs/xilinx_zynqmp_zcu216_revA_defconfig | 94 -------------------- drivers/firmware/firmware-zynqmp.c | 1 - drivers/mtd/nand/raw/Kconfig | 2 + drivers/mtd/nand/raw/arasan_nfc.c | 364 +++++++++++++++++++++++++++++++++++++++++++--------------------------------- drivers/mtd/nand/raw/zynq_nand.c | 132 ++++++++++++++++++---------- drivers/net/zynq_gem.c | 1 + drivers/spi/spi-uclass.c | 34 ++++---- include/configs/xilinx_versal.h | 1 - include/configs/xilinx_zynqmp.h | 8 +- include/configs/zynq-common.h | 10 ++- include/spl.h | 20 +++++ test/py/tests/test_hush_if_test.py | 31 +++++++ 119 files changed, 1677 insertions(+), 3899 deletions(-) create mode 100644 arch/arm/dts/zynqmp-zcu1285-revA.dts create mode 100644 arch/arm/dts/zynqmp-zcu208-revA.dts create mode 100755 arch/arm/mach-zynqmp/mkimage_fit_atf.sh rename board/xilinx/zynqmp/{zynqmp-a2197-g-revA => zynqmp-g-a2197-00-revA} (100%) rename board/xilinx/zynqmp/{zynqmp-a2197-m-revA => zynqmp-m-a2197-01-revA} (100%) rename board/xilinx/zynqmp/{zynqmp-a2197-p-revA => zynqmp-m-a2197-02-revA} (100%) create mode 120000 board/xilinx/zynqmp/zynqmp-m-a2197-03-revA create mode 120000 board/xilinx/zynqmp/zynqmp-p-a2197-00-revA delete mode 100644 configs/avnet_ultra96_rev1_defconfig delete mode 100644 configs/xilinx_zynqmp_a2197_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_e_a2197_00_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_g_a2197_00_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_m_a2197_01_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_m_a2197_02_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_m_a2197_03_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_p_a2197_00_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_zc1232_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_zc1254_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_zc1751_xm015_dc1_defconfig delete mode 100644 configs/xilinx_zynqmp_zc1751_xm016_dc2_defconfig delete mode 100644 configs/xilinx_zynqmp_zc1751_xm017_dc3_defconfig delete mode 100644 configs/xilinx_zynqmp_zc1751_xm018_dc4_defconfig delete mode 100644 configs/xilinx_zynqmp_zc1751_xm019_dc5_defconfig delete mode 100644 configs/xilinx_zynqmp_zcu100_revC_defconfig delete mode 100644 configs/xilinx_zynqmp_zcu102_rev1_0_defconfig delete mode 100644 configs/xilinx_zynqmp_zcu102_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_zcu102_revB_defconfig delete mode 100644 configs/xilinx_zynqmp_zcu104_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_zcu104_revC_defconfig delete mode 100644 configs/xilinx_zynqmp_zcu106_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_zcu111_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_zcu1275_revA_defconfig delete mode 100644 configs/xilinx_zynqmp_zcu1275_revB_defconfig delete mode 100644 configs/xilinx_zynqmp_zcu216_revA_defconfig -- Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91 w: www.monstr.eu p: +42-0-721842854 Maintainer of Linux kernel - Xilinx Microblaze Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP/Versal SoCs

2 1

[U-Boot] [PATCH] spl: fix entry_point equal to load_addr
by Giulio Benetti 16 Jan '20

16 Jan '20

At the moment entry_point is set to image_get_load(header) that sets it to "load address" instead of "entry point", assuming entry_point is equal to load_addr, but it's not true. Then load_addr is set to "entry_point - header_size", but this is wrong too since load_addr is not an entry point. So use image_get_ep() for entry_point assignment and image_get_load() for load_addr assignment. Signed-off-by: Giulio Benetti <giulio.benetti(a)benettiengineering.com> --- common/spl/spl.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/common/spl/spl.c b/common/spl/spl.c index f1ad8dc9da..cdae346753 100644 --- a/common/spl/spl.c +++ b/common/spl/spl.c @@ -261,9 +261,9 @@ int spl_parse_image_header(struct spl_image_info *spl_image, spl_image->entry_point = image_get_ep(header); spl_image->size = image_get_data_size(header); } else { - spl_image->entry_point = image_get_load(header); + spl_image->entry_point = image_get_ep(header); /* Load including the header */ - spl_image->load_addr = spl_image->entry_point - + spl_image->load_addr = image_get_load(header) - header_size; spl_image->size = image_get_data_size(header) + header_size; -- 2.20.1

4 17

[PATCH] MAINTAINERS: Fix mail
by Sam Protsenko 16 Jan '20

16 Jan '20

Sam doesn't work for Linaro anymore, so Linaro mail is not valid. Change it to his home mail instead. Signed-off-by: Sam Protsenko <joe.skb7(a)gmail.com> --- MAINTAINERS | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/MAINTAINERS b/MAINTAINERS index b9e7cd9944..fa4bf0f2d4 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -52,7 +52,7 @@ Maintainers List (try to look for most precise areas first) ----------------------------------- ANDROID AB M: Igor Opaniuk <igor.opaniuk(a)gmail.com> -R: Sam Protsenko <semen.protsenko(a)linaro.org> +R: Sam Protsenko <joe.skb7(a)gmail.com> S: Maintained F: cmd/ab_select.c F: common/android_ab.c -- 2.24.0

3 2

[RESEND v2,00/10] Add support for MediaTek MT7622 SoC
by Sam Shih 16 Jan '20

16 Jan '20

A gentle ping on this whole patch series This patch series adds basic boot support on eMMC/SD/spi-nor for the MediaTek MT7622 SoC based boards. This series add the clock, pinctrl drivers and the SoC initializaton code. Change since V1: - move mt7622/23/29 u-boot properties to -u-boot.dtsi files - pinctrl: mediatek: add support for different pinctrl: - use gpio_mode to replace gpio_func for easier understanding - fix mt7623n bpir2 defconfig - ARM: MediaTek: Add support for MediaTek MT7622 SoC - fix dram size in mm_region Sam Shih (10): ARM: MediaTek: Add support for MediaTek MT7622 SoC pinctrl: mediatek: add driver for MT7622 pinctrl: mediatek: add support for different pinctrl clk: mediatek: add driver for MT7622 clk: mediatek: fix clock-rate overflow problem power: domain: add power domain support for MT7622 mmc: add mmc and sd support for MT7622 Add support for MT7622 reference board arm: dts: mediatek: move u-boot properties to -u-boot.dtsi file configs: mediatek: fix mt7623n bpir2 defconfig arch/arm/dts/Makefile | 1 + arch/arm/dts/mt7622-rfb.dts | 180 +++++ arch/arm/dts/mt7622-u-boot.dtsi | 29 + arch/arm/dts/mt7622.dtsi | 185 +++++ arch/arm/dts/mt7623-u-boot.dtsi | 29 + arch/arm/dts/mt7623.dtsi | 6 - arch/arm/dts/mt7623n-bananapi-bpi-r2.dts | 1 + arch/arm/dts/mt7629-rfb-u-boot.dtsi | 36 + arch/arm/dts/mt7629-rfb.dts | 1 + arch/arm/dts/mt7629.dtsi | 9 - arch/arm/mach-mediatek/Kconfig | 9 + arch/arm/mach-mediatek/Makefile | 1 + arch/arm/mach-mediatek/mt7622/Makefile | 3 + arch/arm/mach-mediatek/mt7622/init.c | 51 ++ board/mediatek/mt7622/Kconfig | 17 + board/mediatek/mt7622/MAINTAINERS | 6 + board/mediatek/mt7622/Makefile | 4 + board/mediatek/mt7622/mt7622_rfb.c | 23 + configs/mt7622_rfb_defconfig | 55 ++ configs/mt7623n_bpir2_defconfig | 1 + drivers/clk/mediatek/Makefile | 1 + drivers/clk/mediatek/clk-mt7622.c | 678 ++++++++++++++++ drivers/clk/mediatek/clk-mtk.c | 6 +- drivers/mmc/mtk-sd.c | 10 + drivers/pinctrl/mediatek/Kconfig | 4 + drivers/pinctrl/mediatek/Makefile | 1 + drivers/pinctrl/mediatek/pinctrl-mt7622.c | 754 ++++++++++++++++++ drivers/pinctrl/mediatek/pinctrl-mt7623.c | 2 + drivers/pinctrl/mediatek/pinctrl-mt7629.c | 2 + drivers/pinctrl/mediatek/pinctrl-mt8516.c | 2 + drivers/pinctrl/mediatek/pinctrl-mt8518.c | 2 + drivers/pinctrl/mediatek/pinctrl-mtk-common.c | 122 ++- drivers/pinctrl/mediatek/pinctrl-mtk-common.h | 12 +- drivers/power/domain/mtk-power-domain.c | 6 + include/configs/mt7622.h | 46 ++ include/dt-bindings/clock/mt7622-clk.h | 271 +++++++ 36 files changed, 2529 insertions(+), 37 deletions(-) create mode 100644 arch/arm/dts/mt7622-rfb.dts create mode 100644 arch/arm/dts/mt7622-u-boot.dtsi create mode 100644 arch/arm/dts/mt7622.dtsi create mode 100644 arch/arm/dts/mt7623-u-boot.dtsi create mode 100644 arch/arm/mach-mediatek/mt7622/Makefile create mode 100644 arch/arm/mach-mediatek/mt7622/init.c create mode 100644 board/mediatek/mt7622/Kconfig create mode 100644 board/mediatek/mt7622/MAINTAINERS create mode 100644 board/mediatek/mt7622/Makefile create mode 100644 board/mediatek/mt7622/mt7622_rfb.c create mode 100644 configs/mt7622_rfb_defconfig create mode 100644 drivers/clk/mediatek/clk-mt7622.c create mode 100644 drivers/pinctrl/mediatek/pinctrl-mt7622.c create mode 100644 include/configs/mt7622.h create mode 100644 include/dt-bindings/clock/mt7622-clk.h -- 2.17.1

2 20

[PATCH v2 1/7] clk: mediatek: mt7629: add support for ssusbsys
by Chunfeng Yun 16 Jan '20

16 Jan '20

The SSUSB IP's clocks come from ssusbsys module on mt7629, so add its driver Signed-off-by: Chunfeng Yun <chunfeng.yun(a)mediatek.com> Reviewed-by: Simon Glass <sjg(a)chromium.org> Reviewed-by: Ryder Lee <ryder.lee(a)mediatek.com> --- v2: add reviewed-by Simon & Ryder --- drivers/clk/mediatek/clk-mt7629.c | 42 +++++++++++++++++++++++++++++++ 1 file changed, 42 insertions(+) diff --git a/drivers/clk/mediatek/clk-mt7629.c b/drivers/clk/mediatek/clk-mt7629.c index 30a919f224..858be85d15 100644 --- a/drivers/clk/mediatek/clk-mt7629.c +++ b/drivers/clk/mediatek/clk-mt7629.c @@ -539,6 +539,29 @@ static const struct mtk_gate sgmii_cgs[] = { GATE_SGMII(CLK_SGMII_CDR_FB, CLK_TOP_SSUSB_CDR_FB, 5), }; +static const struct mtk_gate_regs ssusb_cg_regs = { + .set_ofs = 0x30, + .clr_ofs = 0x30, + .sta_ofs = 0x30, +}; + +#define GATE_SSUSB(_id, _parent, _shift) { \ + .id = _id, \ + .parent = _parent, \ + .regs = &ssusb_cg_regs, \ + .shift = _shift, \ + .flags = CLK_GATE_NO_SETCLR_INV | CLK_PARENT_TOPCKGEN, \ +} + +static const struct mtk_gate ssusb_cgs[] = { + GATE_SSUSB(CLK_SSUSB_U2_PHY_1P_EN, CLK_TOP_TO_U2_PHY_1P, 0), + GATE_SSUSB(CLK_SSUSB_U2_PHY_EN, CLK_TOP_TO_U2_PHY, 1), + GATE_SSUSB(CLK_SSUSB_REF_EN, CLK_TOP_TO_USB3_REF, 5), + GATE_SSUSB(CLK_SSUSB_SYS_EN, CLK_TOP_TO_USB3_SYS, 6), + GATE_SSUSB(CLK_SSUSB_MCU_EN, CLK_TOP_TO_USB3_MCU, 7), + GATE_SSUSB(CLK_SSUSB_DMA_EN, CLK_TOP_TO_USB3_DMA, 8), +}; + static const struct mtk_clk_tree mt7629_clk_tree = { .xtal_rate = 40 * MHZ, .xtal2_rate = 20 * MHZ, @@ -621,6 +644,11 @@ static int mt7629_sgmiisys_probe(struct udevice *dev) return mtk_common_clk_gate_init(dev, &mt7629_clk_tree, sgmii_cgs); } +static int mt7629_ssusbsys_probe(struct udevice *dev) +{ + return mtk_common_clk_gate_init(dev, &mt7629_clk_tree, ssusb_cgs); +} + static const struct udevice_id mt7629_apmixed_compat[] = { { .compatible = "mediatek,mt7629-apmixedsys" }, { } @@ -651,6 +679,11 @@ static const struct udevice_id mt7629_sgmiisys_compat[] = { { } }; +static const struct udevice_id mt7629_ssusbsys_compat[] = { + { .compatible = "mediatek,mt7629-ssusbsys" }, + { } +}; + static const struct udevice_id mt7629_mcucfg_compat[] = { { .compatible = "mediatek,mt7629-mcucfg" }, { } @@ -722,3 +755,12 @@ U_BOOT_DRIVER(mtk_clk_sgmiisys) = { .priv_auto_alloc_size = sizeof(struct mtk_cg_priv), .ops = &mtk_clk_gate_ops, }; + +U_BOOT_DRIVER(mtk_clk_ssusbsys) = { + .name = "mt7629-clock-ssusbsys", + .id = UCLASS_CLK, + .of_match = mt7629_ssusbsys_compat, + .probe = mt7629_ssusbsys_probe, + .priv_auto_alloc_size = sizeof(struct mtk_cg_priv), + .ops = &mtk_clk_gate_ops, +}; -- 2.24.1

2 13