November 2019 - U-Boot

[U-Boot] [PATCH] tbs2910: Disable Plan9/RTEMS bootm support
by Tom Rini 04 Nov '19

04 Nov '19

We have once again reached a point where this board does not build in some cases with supported toolchains due to reaching a size constraint. To regain some space, disable support for Plan 9 / RTEMS images with the bootm command. Signed-off-by: Tom Rini <trini(a)konsulko.com> --- configs/tbs2910_defconfig | 2 ++ 1 file changed, 2 insertions(+) diff --git a/configs/tbs2910_defconfig b/configs/tbs2910_defconfig index 42e6f58eee19..ba29b7144d6e 100644 --- a/configs/tbs2910_defconfig +++ b/configs/tbs2910_defconfig @@ -17,6 +17,8 @@ CONFIG_BOARD_EARLY_INIT_F=y CONFIG_HUSH_PARSER=y CONFIG_SYS_PROMPT="Matrix U-Boot> " CONFIG_CMD_BOOTZ=y +# CONFIG_BOOTM_PLAN9 is not set +# CONFIG_BOOTM_RTEMS is not set # CONFIG_CMD_FDT is not set CONFIG_CMD_MEMTEST=y # CONFIG_CMD_FLASH is not set -- 2.17.1

2 2

[U-Boot] [PATCH] imx: Make NAND BCB dependent on ARCH_MX6
by Adam Ford 04 Nov '19

04 Nov '19

The options to enable CMD_NANDBCB appear when the i.MX6 is not the target architecture, but it only applies to the i.MX6. This patch makes the option depend on ARCH_MX6 so it's hidden from irrelevant platforms. Signed-off-by: Adam Ford <aford173(a)gmail.com> diff --git a/arch/arm/mach-imx/Kconfig b/arch/arm/mach-imx/Kconfig index b0b9d2c070..2b8d223b92 100644 --- a/arch/arm/mach-imx/Kconfig +++ b/arch/arm/mach-imx/Kconfig @@ -80,8 +80,8 @@ config CMD_HDMIDETECT config CMD_NANDBCB bool "i.MX6 NAND Boot Control Block(BCB) command" - depends on NAND && CMD_MTDPARTS - default y if ARCH_MX6 && NAND_MXS + depends on NAND && CMD_MTDPARTS && ARCH_MX6 + default y if NAND_MXS help Unlike normal 'nand write/erase' commands, this command update Boot Control Block(BCB) for i.MX6 platform NAND IP's. -- 2.20.1

1 0

[U-Boot] [PATCH 1/1] ARM: i.MX6: TARGET_NITROGEN6X: add 'select MX6QDL'
by Troy Kisky 04 Nov '19

04 Nov '19

This fixes commit <91435cd40d30> "ARM: i.MX6: exclude the ARM errata from i.MX6 UP system" for nitrogen6x. The above commit removed the errata for the board since MX6Q/MXDL/MX6S is selected via CONFIG_SYS_EXTRA_OPTIONS This restores the errata configs. Signed-off-by: Troy Kisky <troy.kisky(a)boundarydevices.com> --- Note: marsboard, mx6qarm2, seem to have same problem. --- arch/arm/mach-imx/mx6/Kconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm/mach-imx/mx6/Kconfig b/arch/arm/mach-imx/mx6/Kconfig index 01f0121beb..2c2edaa093 100644 --- a/arch/arm/mach-imx/mx6/Kconfig +++ b/arch/arm/mach-imx/mx6/Kconfig @@ -412,6 +412,7 @@ config TARGET_NITROGEN6X imply USB_ETHER_MCS7830 imply USB_ETHER_SMSC95XX imply USB_HOST_ETHER + select MX6QDL config TARGET_OPOS6ULDEV bool "Armadeus OPOS6ULDev board" -- 2.18.0

2 3

[U-Boot] [PATCH v4 0/4] arm: socfpga: Convert drivers from struct to defines
by Ley Foon Tan 03 Nov '19

03 Nov '19

This is 4th version of patchset to convert reset, system and clock manager drivers to use #define instead of struct. This patchset get managers' base address from DT node instead of using #define. Patch 1 unchanged, patch 2,3,4 update commit message. Tested on Cyclone 5, Arria 10 and Stratix 10 devices. Changes in v4: - Patch 2,3,4: Update commit message. History: v1: https://patchwork.ozlabs.org/cover/1149731/ v2: https://patchwork.ozlabs.org/cover/1160079/ v3: https://patchwork.ozlabs.org/cover/1174327/ Ley Foon Tan (4): arm: dts: socfpga: Add u-boot,dm-pre-reloc for sysmgr and clkmgr nodes arm: socfpga: Convert reset manager from struct to defines arm: socfpga: Convert system manager from struct to defines arm: socfpga: Convert clock manager from struct to defines arch/arm/dts/socfpga-common-u-boot.dtsi | 8 + arch/arm/dts/socfpga.dtsi | 2 +- arch/arm/dts/socfpga_arria10.dtsi | 2 +- arch/arm/dts/socfpga_arria10_socdk.dtsi | 8 + arch/arm/dts/socfpga_stratix10.dtsi | 2 +- .../dts/socfpga_stratix10_socdk-u-boot.dtsi | 8 + arch/arm/mach-socfpga/clock_manager.c | 12 +- arch/arm/mach-socfpga/clock_manager_arria10.c | 156 +++++++------ arch/arm/mach-socfpga/clock_manager_gen5.c | 199 +++++++++-------- arch/arm/mach-socfpga/clock_manager_s10.c | 210 ++++++++++-------- .../mach-socfpga/include/mach/clock_manager.h | 2 + .../include/mach/clock_manager_arria10.h | 133 +++++------ .../include/mach/clock_manager_gen5.h | 112 ++++------ .../include/mach/clock_manager_s10.h | 115 ++++------ arch/arm/mach-socfpga/include/mach/misc.h | 1 + .../mach-socfpga/include/mach/reset_manager.h | 2 + .../include/mach/reset_manager_arria10.h | 43 +--- .../include/mach/reset_manager_gen5.h | 22 +- .../include/mach/reset_manager_s10.h | 33 +-- .../include/mach/system_manager.h | 2 + .../include/mach/system_manager_arria10.h | 94 +++----- .../include/mach/system_manager_gen5.h | 123 ++-------- .../include/mach/system_manager_s10.h | 184 ++++++--------- arch/arm/mach-socfpga/mailbox_s10.c | 6 +- arch/arm/mach-socfpga/misc.c | 42 ++++ arch/arm/mach-socfpga/misc_arria10.c | 9 +- arch/arm/mach-socfpga/misc_gen5.c | 29 +-- arch/arm/mach-socfpga/misc_s10.c | 9 +- arch/arm/mach-socfpga/reset_manager_arria10.c | 71 +++--- arch/arm/mach-socfpga/reset_manager_gen5.c | 35 ++- arch/arm/mach-socfpga/reset_manager_s10.c | 52 +++-- arch/arm/mach-socfpga/scan_manager.c | 6 +- arch/arm/mach-socfpga/spl_a10.c | 12 +- arch/arm/mach-socfpga/spl_gen5.c | 23 +- arch/arm/mach-socfpga/spl_s10.c | 24 +- arch/arm/mach-socfpga/system_manager_gen5.c | 38 ++-- arch/arm/mach-socfpga/system_manager_s10.c | 39 ++-- arch/arm/mach-socfpga/wrap_pll_config_s10.c | 11 +- drivers/ddr/altera/sdram_gen5.c | 10 +- drivers/ddr/altera/sdram_s10.c | 6 +- drivers/fpga/socfpga_arria10.c | 7 +- drivers/fpga/socfpga_gen5.c | 4 +- drivers/mmc/socfpga_dw_mmc.c | 17 +- drivers/sysreset/sysreset_socfpga.c | 6 +- 44 files changed, 880 insertions(+), 1049 deletions(-) -- 2.19.0

3 14

[U-Boot] [PATCH v2 0/5] imx: nandbcb: support for i.MX7 and bcb only updates
by Igor Opaniuk 03 Nov '19

03 Nov '19

This introduces support for writing BCB(FCB/FDDT) for i.MX7 NAND-based platforms and additional subcommand for writing BCB only (without firmware). v2: - Switch to runtime detection of SoC(e.g. is_mx7()) instead of ifdeffery - Fix build for imx6 Igor Opaniuk (5): imx: gpmi: add defines for hw randominizer nand: mxs_nand: add API for switching different BCH layouts imx: nandbcb: add support for i.MX7 imx: nandbcb: refactor update function imx: nandbcb: add support for writing BCB only arch/arm/include/asm/mach-imx/imx-nandbcb.h | 12 + arch/arm/include/asm/mach-imx/regs-gpmi.h | 5 + arch/arm/mach-imx/Kconfig | 2 +- arch/arm/mach-imx/cmd_nandbcb.c | 308 +++++++++++++++----- drivers/mtd/nand/raw/mxs_nand.c | 116 ++++++++ include/mxs_nand.h | 22 ++ 6 files changed, 389 insertions(+), 76 deletions(-) -- 2.17.1

5 17

[U-Boot] [PATCH v3 0/5] imx: nandbcb: support for i.MX7 and bcb only updates
by Igor Opaniuk 03 Nov '19

03 Nov '19

This introduces support for writing BCB(FCB/FDDT) for i.MX7 NAND-based platforms and additional subcommand for writing BCB only (without firmware). v3: - Applied R-b and T-b tags - Rebased on the latest master v2: - Switch to runtime detection of SoC(e.g. is_mx7()) instead of ifdeffery - Fix build for imx6 Igor Opaniuk (5): imx: gpmi: add defines for hw randominizer nand: mxs_nand: add API for switching different BCH layouts imx: nandbcb: add support for i.MX7 imx: nandbcb: refactor update function imx: nandbcb: add support for writing BCB only arch/arm/include/asm/mach-imx/imx-nandbcb.h | 12 + arch/arm/include/asm/mach-imx/regs-gpmi.h | 5 + arch/arm/mach-imx/Kconfig | 2 +- arch/arm/mach-imx/cmd_nandbcb.c | 318 +++++++++++++++----- drivers/mtd/nand/raw/mxs_nand.c | 116 +++++++ include/mxs_nand.h | 22 ++ 6 files changed, 394 insertions(+), 81 deletions(-) -- 2.17.1

1 5

[U-Boot] Pull request: u-boot-net.git master
by Joe Hershberger 03 Nov '19

03 Nov '19

Hi Tom, The following changes since commit 8d7f06bbbef16f172cd5e9c4923cdcebe16b8980: I rebased on your master and built for BB Black. DHCP seems to work fine. MLO also now fits again. Merge branch 'master' of git://git.denx.de/u-boot-sh (2019-05-07 09:38:00 -0400) are available in the git repository at: git://git.denx.de/u-boot-net.git master for you to fetch changes up to 8d0c6858455e89b089222a08d55ff711681ca011: net: phy: micrel: Find Micrel PHY node correctly (2019-05-07 14:51:55 -0500) ---------------------------------------------------------------- Carlo Caione (4): net: phy: Add generic helpers to access MMD PHY registers net: phy: ti: use generic helpers to access MMD registers cmd: mdio: Switch to generic helpers when accessing the registers net: phy: realtek: Introduce quirk to mark RXC not stoppable James Byrne (2): net: phy: micrel: Use correct skew values on KSZ9021 net: phy: micrel: Find Micrel PHY node correctly Murali Karicheri (2): ARM: k2g-gp-evm: update to rgmii pinmux configuration ARM: k2g-ice: Add pinmux support for rgmii interface Pankaj Bansal (1): drivers: net: ldpaa_eth: fix resource leak Siva Durga Prasad Paladugu (2): net: phy: Reloc next and prev pointers inside phy_drivers net: phy: Fix return value check phy_probe Valentin-catalin Neacsu (1): net: phy: aquantia: Set only autoneg on in register 4.c441 Vladimir Oltean (6): net: phy: ar803x: Address packet drops at low traffic rate due to SmartEEE feature net: phy: ar803x: Make RGMII Tx delays actually configurable for AR8035 net: phy: ar803x: Use common functions for RGMII internal delays net: phy: ar803x: Clarify the configuration of the CLK_25M output pin net: phy: ar803x: Explicitly disable RGMII delays net: phy: ar803x: Clarify the intention of ar8021_config arch/arm/dts/sama5d3xcm.dtsi | 32 +++--- arch/arm/dts/sama5d3xcm_cmp.dtsi | 32 +++--- arch/arm/dts/socfpga_arria5_socdk.dts | 4 +- arch/arm/dts/socfpga_cyclone5_is1.dts | 4 +- arch/arm/dts/socfpga_cyclone5_socdk.dts | 4 +- arch/arm/dts/socfpga_cyclone5_sockit.dts | 4 +- arch/arm/dts/socfpga_cyclone5_vining_fpga.dts | 4 +- board/ti/ks2_evm/mux-k2g.h | 36 +++---- cmd/mdio.c | 27 +++-- doc/device-tree-bindings/net/micrel-ksz90x1.txt | 27 +++++ drivers/net/ldpaa_eth/ldpaa_eth.c | 1 + drivers/net/phy/Kconfig | 41 ++++++++ drivers/net/phy/aquantia.c | 7 +- drivers/net/phy/atheros.c | 128 ++++++++++++++++------- drivers/net/phy/micrel_ksz90x1.c | 24 ++++- drivers/net/phy/phy.c | 21 +++- drivers/net/phy/realtek.c | 19 ++++ drivers/net/phy/ti.c | 130 +++++------------------- include/phy.h | 70 +++++++++++++ 19 files changed, 394 insertions(+), 221 deletions(-) Thanks! -Joe

5 20

Re: [U-Boot] [PATCH] imx: update i.MX8MQ device trees
by Stefano Babic 03 Nov '19

03 Nov '19

On 01/11/19 17:27, Patrick Wildt wrote: > Hi, > > is this on your list for the next u-boot merge? :) > > It's Acked-by: Peng Fan <peng.fan(a)nxp.com>. > It is, it is in my -next (for next PR, not next release). Regards, Stefano > Thanks! > Patrick > > On Mon, Oct 14, 2019 at 01:19:02PM +0200, Patrick Wildt wrote: >> This updates the i.MX8MQ device trees and, necessarily, also the >> i.MX8MQ clock bindings. These are taken verbatim from from the >> Linux kernel version v5.4-rc2, which three small changes which >> were already part of the previous device tree: >> >> * Keep the PSCI reserved memory range >> * Keep the alias for ethernet, so that the MAC address can be set >> * Keep the modified #include for the IOMUXC pins >> >> Signed-off-by: Patrick Wildt <patrick(a)blueri.se> >> --- >> arch/arm/dts/Makefile | 5 +- >> arch/arm/dts/fsl-imx8mq-evk.dts | 414 -------- >> arch/arm/dts/fsl-imx8mq.dtsi | 462 --------- >> arch/arm/dts/imx8mq-evk.dts | 486 ++++++++++ >> arch/arm/dts/imx8mq.dtsi | 1111 ++++++++++++++++++++++ >> configs/imx8mq_evk_defconfig | 2 +- >> include/configs/imx8mq_evk.h | 2 +- >> include/dt-bindings/clock/imx8mq-clock.h | 571 ++++------- >> 8 files changed, 1785 insertions(+), 1268 deletions(-) >> delete mode 100644 arch/arm/dts/fsl-imx8mq-evk.dts >> delete mode 100644 arch/arm/dts/fsl-imx8mq.dtsi >> create mode 100644 arch/arm/dts/imx8mq-evk.dts >> create mode 100644 arch/arm/dts/imx8mq.dtsi >> >> diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile >> index 727da1a280..453d822ad7 100644 >> --- a/arch/arm/dts/Makefile >> +++ b/arch/arm/dts/Makefile >> @@ -645,8 +645,9 @@ dtb-$(CONFIG_ARCH_IMX8) += \ >> fsl-imx8qxp-colibri.dtb \ >> fsl-imx8qxp-mek.dtb >> >> -dtb-$(CONFIG_ARCH_IMX8M) += fsl-imx8mq-evk.dtb \ >> - imx8mm-evk.dtb >> +dtb-$(CONFIG_ARCH_IMX8M) += \ >> + imx8mm-evk.dtb \ >> + imx8mq-evk.dtb >> >> dtb-$(CONFIG_RCAR_GEN2) += \ >> r8a7790-lager-u-boot.dtb \ >> diff --git a/arch/arm/dts/fsl-imx8mq-evk.dts b/arch/arm/dts/fsl-imx8mq-evk.dts >> deleted file mode 100644 >> index 4a08099b3c..0000000000 >> --- a/arch/arm/dts/fsl-imx8mq-evk.dts >> +++ /dev/null >> @@ -1,414 +0,0 @@ >> -// SPDX-License-Identifier: GPL-2.0+ >> -/* >> - * Copyright 2018 NXP >> - */ >> - >> -/dts-v1/; >> - >> -/* First 128KB is for PSCI ATF. */ >> -/memreserve/ 0x40000000 0x00020000; >> - >> -#include "fsl-imx8mq.dtsi" >> - >> -/ { >> - model = "Freescale i.MX8MQ EVK"; >> - compatible = "fsl,imx8mq-evk", "fsl,imx8mq"; >> - >> - chosen { >> - bootargs = "console=ttymxc0,115200 earlycon=ec_imx6q,0x30860000,115200"; >> - }; >> - >> - regulators { >> - compatible = "simple-bus"; >> - #address-cells = <1>; >> - #size-cells = <0>; >> - >> - reg_usdhc2_vmmc: usdhc2_vmmc { >> - compatible = "regulator-fixed"; >> - regulator-name = "VSD_3V3"; >> - regulator-min-microvolt = <3300000>; >> - regulator-max-microvolt = <3300000>; >> - gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>; >> - enable-active-high; >> - }; >> - }; >> - >> - pwmleds { >> - compatible = "pwm-leds"; >> - >> - ledpwm2 { >> - label = "PWM2"; >> - pwms = <&pwm2 0 50000>; >> - max-brightness = <255>; >> - }; >> - }; >> -}; >> - >> -&iomuxc { >> - pinctrl-names = "default"; >> - >> - imx8mq-evk { >> - pinctrl_fec1: fec1grp { >> - fsl,pins = < >> - MX8MQ_IOMUXC_ENET_MDC_ENET1_MDC 0x3 >> - MX8MQ_IOMUXC_ENET_MDIO_ENET1_MDIO 0x23 >> - MX8MQ_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x1f >> - MX8MQ_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x1f >> - MX8MQ_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x1f >> - MX8MQ_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x1f >> - MX8MQ_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x91 >> - MX8MQ_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x91 >> - MX8MQ_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x91 >> - MX8MQ_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x91 >> - MX8MQ_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x1f >> - MX8MQ_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x91 >> - MX8MQ_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x91 >> - MX8MQ_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x1f >> - MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9 0x19 >> - >; >> - }; >> - >> - pinctrl_i2c1: i2c1grp { >> - fsl,pins = < >> - MX8MQ_IOMUXC_I2C1_SCL_I2C1_SCL 0x4000007f >> - MX8MQ_IOMUXC_I2C1_SDA_I2C1_SDA 0x4000007f >> - >; >> - }; >> - >> - pinctrl_i2c2: i2c2grp { >> - fsl,pins = < >> - MX8MQ_IOMUXC_I2C2_SCL_I2C2_SCL 0x4000007f >> - MX8MQ_IOMUXC_I2C2_SDA_I2C2_SDA 0x4000007f >> - >; >> - }; >> - >> - pinctrl_pwm2: pwm2grp { >> - fsl,pins = < >> - MX8MQ_IOMUXC_GPIO1_IO13_PWM2_OUT 0x16 >> - >; >> - }; >> - >> - pinctrl_qspi: qspigrp { >> - fsl,pins = < >> - MX8MQ_IOMUXC_NAND_ALE_QSPI_A_SCLK 0x82 >> - MX8MQ_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B 0x82 >> - MX8MQ_IOMUXC_NAND_DATA00_QSPI_A_DATA0 0x82 >> - MX8MQ_IOMUXC_NAND_DATA01_QSPI_A_DATA1 0x82 >> - MX8MQ_IOMUXC_NAND_DATA02_QSPI_A_DATA2 0x82 >> - MX8MQ_IOMUXC_NAND_DATA03_QSPI_A_DATA3 0x82 >> - >> - >; >> - }; >> - >> - pinctrl_usdhc1: usdhc1grp { >> - fsl,pins = < >> - MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x83 >> - MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc3 >> - MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0 0xc3 >> - MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1 0xc3 >> - MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2 0xc3 >> - MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3 0xc3 >> - MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4 0xc3 >> - MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5 0xc3 >> - MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6 0xc3 >> - MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7 0xc3 >> - MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x83 >> - MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0xc1 >> - >; >> - }; >> - >> - pinctrl_usdhc1_100mhz: usdhc1grp100mhz { >> - fsl,pins = < >> - MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x85 >> - MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc5 >> - MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0 0xc5 >> - MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1 0xc5 >> - MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2 0xc5 >> - MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3 0xc5 >> - MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4 0xc5 >> - MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5 0xc5 >> - MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6 0xc5 >> - MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7 0xc5 >> - MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x85 >> - MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0xc1 >> - >; >> - }; >> - >> - pinctrl_usdhc1_200mhz: usdhc1grp200mhz { >> - fsl,pins = < >> - MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x87 >> - MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc7 >> - MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0 0xc7 >> - MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1 0xc7 >> - MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2 0xc7 >> - MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3 0xc7 >> - MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4 0xc7 >> - MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5 0xc7 >> - MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6 0xc7 >> - MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7 0xc7 >> - MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x87 >> - MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0xc1 >> - >; >> - }; >> - >> - pinctrl_usdhc2_gpio: usdhc2grpgpio { >> - fsl,pins = < >> - MX8MQ_IOMUXC_SD2_CD_B_GPIO2_IO12 0x41 >> - MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41 >> - >; >> - }; >> - >> - pinctrl_usdhc2: usdhc2grp { >> - fsl,pins = < >> - MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x83 >> - MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc3 >> - MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc3 >> - MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc3 >> - MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc3 >> - MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc3 >> - MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1 >> - >; >> - }; >> - >> - pinctrl_usdhc2_100mhz: usdhc2grp100mhz { >> - fsl,pins = < >> - MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x85 >> - MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc5 >> - MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc5 >> - MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc5 >> - MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc5 >> - MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc5 >> - MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1 >> - >; >> - }; >> - >> - pinctrl_usdhc2_200mhz: usdhc2grp200mhz { >> - fsl,pins = < >> - MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x87 >> - MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc7 >> - MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc7 >> - MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc7 >> - MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc7 >> - MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc7 >> - MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1 >> - >; >> - }; >> - >> - pinctrl_sai2: sai2grp { >> - fsl,pins = < >> - MX8MQ_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC 0xd6 >> - MX8MQ_IOMUXC_SAI2_TXC_SAI2_TX_BCLK 0xd6 >> - MX8MQ_IOMUXC_SAI2_MCLK_SAI2_MCLK 0xd6 >> - MX8MQ_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0 0xd6 >> - MX8MQ_IOMUXC_GPIO1_IO08_GPIO1_IO8 0xd6 >> - >; >> - }; >> - >> - pinctrl_wdog: wdoggrp { >> - fsl,pins = < >> - MX8MQ_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6 >> - >; >> - }; >> - }; >> -}; >> - >> -&fec1 { >> - pinctrl-names = "default"; >> - pinctrl-0 = <&pinctrl_fec1>; >> - phy-mode = "rgmii-id"; >> - phy-handle = <&ethphy0>; >> - fsl,magic-packet; >> - status = "okay"; >> - >> - mdio { >> - #address-cells = <1>; >> - #size-cells = <0>; >> - >> - ethphy0: ethernet-phy@0 { >> - compatible = "ethernet-phy-ieee802.3-c22"; >> - reg = <0>; >> - at803x,led-act-blind-workaround; >> - at803x,eee-disabled; >> - }; >> - }; >> -}; >> - >> -&i2c1 { >> - clock-frequency = <100000>; >> - pinctrl-names = "default"; >> - pinctrl-0 = <&pinctrl_i2c1>; >> - status = "okay"; >> - >> - pmic: pfuze100@08 { >> - compatible = "fsl,pfuze100"; >> - reg = <0x08>; >> - >> - regulators { >> - sw1a_reg: sw1ab { >> - regulator-min-microvolt = <300000>; >> - regulator-max-microvolt = <1875000>; >> - regulator-always-on; >> - }; >> - >> - sw1c_reg: sw1c { >> - regulator-min-microvolt = <300000>; >> - regulator-max-microvolt = <1875000>; >> - regulator-always-on; >> - }; >> - >> - sw2_reg: sw2 { >> - regulator-min-microvolt = <800000>; >> - regulator-max-microvolt = <3300000>; >> - regulator-always-on; >> - }; >> - >> - sw3a_reg: sw3ab { >> - regulator-min-microvolt = <400000>; >> - regulator-max-microvolt = <1975000>; >> - regulator-always-on; >> - }; >> - >> - sw4_reg: sw4 { >> - regulator-min-microvolt = <800000>; >> - regulator-max-microvolt = <3300000>; >> - regulator-always-on; >> - }; >> - >> - swbst_reg: swbst { >> - regulator-min-microvolt = <5000000>; >> - regulator-max-microvolt = <5150000>; >> - }; >> - >> - snvs_reg: vsnvs { >> - regulator-min-microvolt = <1000000>; >> - regulator-max-microvolt = <3000000>; >> - regulator-always-on; >> - }; >> - >> - vref_reg: vrefddr { >> - regulator-always-on; >> - }; >> - >> - vgen1_reg: vgen1 { >> - regulator-min-microvolt = <800000>; >> - regulator-max-microvolt = <1550000>; >> - }; >> - >> - vgen2_reg: vgen2 { >> - regulator-min-microvolt = <800000>; >> - regulator-max-microvolt = <1550000>; >> - regulator-always-on; >> - }; >> - >> - vgen3_reg: vgen3 { >> - regulator-min-microvolt = <1800000>; >> - regulator-max-microvolt = <3300000>; >> - regulator-always-on; >> - }; >> - >> - vgen4_reg: vgen4 { >> - regulator-min-microvolt = <1800000>; >> - regulator-max-microvolt = <3300000>; >> - regulator-always-on; >> - }; >> - >> - vgen5_reg: vgen5 { >> - regulator-min-microvolt = <1800000>; >> - regulator-max-microvolt = <3300000>; >> - regulator-always-on; >> - }; >> - >> - vgen6_reg: vgen6 { >> - regulator-min-microvolt = <1800000>; >> - regulator-max-microvolt = <3300000>; >> - }; >> - }; >> - }; >> -}; >> - >> -&i2c2 { >> - clock-frequency = <100000>; >> - pinctrl-names = "default"; >> - pinctrl-0 = <&pinctrl_i2c2>; >> - status = "disabled"; >> -}; >> - >> -&pwm2 { >> - pinctrl-names = "default"; >> - pinctrl-0 = <&pinctrl_pwm2>; >> - status = "okay"; >> -}; >> - >> -&lcdif { >> - status = "okay"; >> - disp-dev = "mipi_dsi_northwest"; >> - display = <&display0>; >> - >> - display0: display@0 { >> - bits-per-pixel = <24>; >> - bus-width = <24>; >> - >> - display-timings { >> - native-mode = <&timing0>; >> - timing0: timing0 { >> - clock-frequency = <9200000>; >> - hactive = <480>; >> - vactive = <272>; >> - hfront-porch = <8>; >> - hback-porch = <4>; >> - hsync-len = <41>; >> - vback-porch = <2>; >> - vfront-porch = <4>; >> - vsync-len = <10>; >> - >> - hsync-active = <0>; >> - vsync-active = <0>; >> - de-active = <1>; >> - pixelclk-active = <0>; >> - }; >> - }; >> - }; >> -}; >> - >> -&qspi { >> - pinctrl-names = "default"; >> - pinctrl-0 = <&pinctrl_qspi>; >> - status = "okay"; >> - >> - flash0: n25q256a@0 { >> - reg = <0>; >> - #address-cells = <1>; >> - #size-cells = <1>; >> - compatible = "micron,n25q256a"; >> - spi-max-frequency = <29000000>; >> - spi-nor,ddr-quad-read-dummy = <6>; >> - }; >> -}; >> - >> -&usdhc1 { >> - pinctrl-names = "default", "state_100mhz", "state_200mhz"; >> - pinctrl-0 = <&pinctrl_usdhc1>; >> - pinctrl-1 = <&pinctrl_usdhc1_100mhz>; >> - pinctrl-2 = <&pinctrl_usdhc1_200mhz>; >> - bus-width = <8>; >> - non-removable; >> - status = "okay"; >> -}; >> - >> -&usdhc2 { >> - pinctrl-names = "default", "state_100mhz", "state_200mhz"; >> - pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; >> - pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; >> - pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; >> - bus-width = <4>; >> - cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>; >> - vmmc-supply = <&reg_usdhc2_vmmc>; >> - status = "okay"; >> -}; >> - >> -&wdog1 { >> - pinctrl-names = "default"; >> - pinctrl-0 = <&pinctrl_wdog>; >> - fsl,ext-reset-output; >> - status = "okay"; >> -}; >> diff --git a/arch/arm/dts/fsl-imx8mq.dtsi b/arch/arm/dts/fsl-imx8mq.dtsi >> deleted file mode 100644 >> index d0206c9dbe..0000000000 >> --- a/arch/arm/dts/fsl-imx8mq.dtsi >> +++ /dev/null >> @@ -1,462 +0,0 @@ >> -/* >> - * Copyright (C) 2016 Freescale Semiconductor, Inc. >> - * Copyright 2017 NXP >> - * >> - * This program is free software; you can redistribute it and/or >> - * modify it under the terms of the GNU General Public License >> - * as published by the Free Software Foundation; either version 2 >> - * of the License, or (at your option) any later version. >> - * >> - * This program is distributed in the hope that it will be useful, >> - * but WITHOUT ANY WARRANTY; without even the implied warranty of >> - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the >> - * GNU General Public License for more details. >> - */ >> - >> -#include "fsl-imx8-ca53.dtsi" >> -#include <dt-bindings/clock/imx8mq-clock.h> >> -#include <dt-bindings/gpio/gpio.h> >> -#include <dt-bindings/input/input.h> >> -#include <dt-bindings/interrupt-controller/arm-gic.h> >> -#include <dt-bindings/pinctrl/pins-imx8mq.h> >> -#include <dt-bindings/reset/imx8mq-reset.h> >> -#include <dt-bindings/power/imx8mq-power.h> >> -#include <dt-bindings/thermal/thermal.h> >> - >> -/ { >> - compatible = "fsl,imx8mq"; >> - interrupt-parent = <&gpc>; >> - #address-cells = <2>; >> - #size-cells = <2>; >> - >> - aliases { >> - ethernet0 = &fec1; >> - mmc0 = &usdhc1; >> - mmc1 = &usdhc2; >> - gpio0 = &gpio1; >> - gpio1 = &gpio2; >> - gpio2 = &gpio3; >> - gpio3 = &gpio4; >> - gpio4 = &gpio5; >> - i2c0 = &i2c1; >> - i2c1 = &i2c2; >> - i2c2 = &i2c3; >> - i2c3 = &i2c4; >> - }; >> - >> - memory@40000000 { >> - device_type = "memory"; >> - reg = <0x00000000 0x40000000 0 0xc0000000>; >> - }; >> - >> - gic: interrupt-controller@38800000 { >> - compatible = "arm,gic-v3"; >> - reg = <0x0 0x38800000 0 0x10000>, /* GIC Dist */ >> - <0x0 0x38880000 0 0xC0000>; /* GICR (RD_base + SGI_base) */ >> - #interrupt-cells = <3>; >> - interrupt-controller; >> - interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>; >> - interrupt-parent = <&gic>; >> - }; >> - >> - timer { >> - compatible = "arm,armv8-timer"; >> - interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(6) | >> - IRQ_TYPE_LEVEL_LOW)>, /* Physical Secure */ >> - <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(6) | >> - IRQ_TYPE_LEVEL_LOW)>, /* Physical Non-Secure */ >> - <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(6) | >> - IRQ_TYPE_LEVEL_LOW)>, /* Virtual */ >> - <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(6) | >> - IRQ_TYPE_LEVEL_LOW)>; /* Hypervisor */ >> - clock-frequency = <8333333>; >> - interrupt-parent = <&gic>; >> - }; >> - >> - pwm2: pwm@30670000 { >> - compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm"; >> - reg = <0x0 0x30670000 0x0 0x10000>; >> - interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>; >> - clocks = <&clk IMX8MQ_CLK_PWM2_ROOT>, >> - <&clk IMX8MQ_CLK_PWM2_ROOT>; >> - clock-names = "ipg", "per"; >> - #pwm-cells = <2>; >> - status = "disabled"; >> - }; >> - >> - gpio1: gpio@30200000 { >> - compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio"; >> - reg = <0x0 0x30200000 0x0 0x10000>; >> - interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>, >> - <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>; >> - gpio-controller; >> - #gpio-cells = <2>; >> - interrupt-controller; >> - #interrupt-cells = <2>; >> - }; >> - >> - gpio2: gpio@30210000 { >> - compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio"; >> - reg = <0x0 0x30210000 0x0 0x10000>; >> - interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>, >> - <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>; >> - gpio-controller; >> - #gpio-cells = <2>; >> - interrupt-controller; >> - #interrupt-cells = <2>; >> - }; >> - >> - gpio3: gpio@30220000 { >> - compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio"; >> - reg = <0x0 0x30220000 0x0 0x10000>; >> - interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>, >> - <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>; >> - gpio-controller; >> - #gpio-cells = <2>; >> - interrupt-controller; >> - #interrupt-cells = <2>; >> - }; >> - >> - gpio4: gpio@30230000 { >> - compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio"; >> - reg = <0x0 0x30230000 0x0 0x10000>; >> - interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>, >> - <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>; >> - gpio-controller; >> - #gpio-cells = <2>; >> - interrupt-controller; >> - #interrupt-cells = <2>; >> - }; >> - >> - gpio5: gpio@30240000 { >> - compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio"; >> - reg = <0x0 0x30240000 0x0 0x10000>; >> - interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>, >> - <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>; >> - gpio-controller; >> - #gpio-cells = <2>; >> - interrupt-controller; >> - #interrupt-cells = <2>; >> - }; >> - >> - tmu: tmu@30260000 { >> - compatible = "fsl,imx8mq-tmu"; >> - reg = <0x0 0x30260000 0x0 0x10000>; >> - interrupt = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>; >> - little-endian; >> - u-boot,dm-pre-reloc; >> - fsl,tmu-range = <0xa0000 0x90026 0x8004a 0x1006a>; >> - fsl,tmu-calibration = <0x00000000 0x00000020 >> - 0x00000001 0x00000028 >> - 0x00000002 0x00000030 >> - 0x00000003 0x00000038 >> - 0x00000004 0x00000040 >> - 0x00000005 0x00000048 >> - 0x00000006 0x00000050 >> - 0x00000007 0x00000058 >> - 0x00000008 0x00000060 >> - 0x00000009 0x00000068 >> - 0x0000000a 0x00000070 >> - 0x0000000b 0x00000077 >> - >> - 0x00010000 0x00000057 >> - 0x00010001 0x0000005b >> - 0x00010002 0x0000005f >> - 0x00010003 0x00000063 >> - 0x00010004 0x00000067 >> - 0x00010005 0x0000006b >> - 0x00010006 0x0000006f >> - 0x00010007 0x00000073 >> - 0x00010008 0x00000077 >> - 0x00010009 0x0000007b >> - 0x0001000a 0x0000007f >> - >> - 0x00020000 0x00000002 >> - 0x00020001 0x0000000e >> - 0x00020002 0x0000001a >> - 0x00020003 0x00000026 >> - 0x00020004 0x00000032 >> - 0x00020005 0x0000003e >> - 0x00020006 0x0000004a >> - 0x00020007 0x00000056 >> - 0x00020008 0x00000062 >> - >> - 0x00030000 0x00000000 >> - 0x00030001 0x00000008 >> - 0x00030002 0x00000010 >> - 0x00030003 0x00000018 >> - 0x00030004 0x00000020 >> - 0x00030005 0x00000028 >> - 0x00030006 0x00000030 >> - 0x00030007 0x00000038>; >> - #thermal-sensor-cells = <0>; >> - }; >> - >> - thermal-zones { >> - /* cpu thermal */ >> - cpu-thermal { >> - polling-delay-passive = <250>; >> - polling-delay = <2000>; >> - thermal-sensors = <&tmu>; >> - trips { >> - cpu_alert0: trip0 { >> - temperature = <85000>; >> - hysteresis = <2000>; >> - type = "passive"; >> - }; >> - cpu_crit0: trip1 { >> - temperature = <125000>; >> - hysteresis = <2000>; >> - type = "critical"; >> - }; >> - }; >> - >> - cooling-maps { >> - map0 { >> - trip = <&cpu_alert0>; >> - cooling-device = >> - <&A53_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; >> - }; >> - }; >> - }; >> - }; >> - >> - lcdif: lcdif@30320000 { >> - compatible = "fsl,imx8mq-lcdif", "fsl,imx28-lcdif"; >> - reg = <0x0 0x30320000 0x0 0x10000>; >> - clocks = <&clk IMX8MQ_CLK_LCDIF_PIXEL_DIV>, >> - <&clk IMX8MQ_CLK_DUMMY>, >> - <&clk IMX8MQ_CLK_DUMMY>; >> - clock-names = "pix", "axi", "disp_axi"; >> - assigned-clocks = <&clk IMX8MQ_CLK_LCDIF_PIXEL_SRC>; >> - assigned-clock-parents = <&clk IMX8MQ_VIDEO_PLL1_OUT>; >> - assigned-clock-rate = <594000000>; >> - interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>; >> - status = "disabled"; >> - }; >> - >> - iomuxc: iomuxc@30330000 { >> - compatible = "fsl,imx8mq-iomuxc"; >> - reg = <0x0 0x30330000 0x0 0x10000>; >> - }; >> - >> - gpr: iomuxc-gpr@30340000 { >> - compatible = "fsl,imx8mq-iomuxc-gpr", "fsl,imx7d-iomuxc-gpr", "syscon"; >> - reg = <0x0 0x30340000 0x0 0x10000>; >> - }; >> - >> - ocotp: ocotp-ctrl@30350000 { >> - compatible = "fsl,imx8mq-ocotp", "fsl,imx7d-ocotp", "syscon"; >> - reg = <0x0 0x30350000 0x0 0x10000>; >> - }; >> - >> - anatop: anatop@30360000 { >> - compatible = "fsl,imx8mq-anatop", "fsl,imx6q-anatop", >> - "syscon", "simple-bus"; >> - reg = <0x0 0x30360000 0x0 0x10000>; >> - interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>; >> - }; >> - >> - clk: ccm@30380000 { >> - compatible = "fsl,imx8mq-ccm"; >> - reg = <0x0 0x30380000 0x0 0x10000>; >> - interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>, >> - <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>; >> - #clock-cells = <1>; >> - }; >> - >> - src: reset-controller@30390000 { >> - compatible = "fsl,imx8mq-src", "syscon"; >> - reg = <0x0 0x30390000 0x0 0x10000>; >> - #reset-cells = <1>; >> - }; >> - >> - gpc: gpc@303a0000 { >> - compatible = "fsl,imx8mq-gpc", "fsl,imx7d-gpc", "syscon"; >> - reg = <0x0 0x303a0000 0x0 0x10000>; >> - interrupt-controller; >> - interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>; >> - #interrupt-cells = <3>; >> - interrupt-parent = <&gic>; >> - >> - pgc { >> - #address-cells = <1>; >> - #size-cells = <0>; >> - >> - /* >> - * As per comment in ATF source code: >> - * >> - * PCIE1 and PCIE2 share the >> - * same reset signal, if we >> - * power down PCIE2, PCIE1 >> - * will be held in reset too. >> - * >> - * So instead of creating two >> - * separate power domains for >> - * PCIE1 and PCIE2 we create a >> - * link between both and use >> - * it as a shared PCIE power >> - * domain. >> - */ >> - pgc_pcie: power-domain@1 { >> - #power-domain-cells = <0>; >> - reg = <IMX8M_POWER_DOMAIN_PCIE1>; >> - power-domains = <&pgc_pcie2>; >> - }; >> - >> - pgc_pcie2: power-domain@a { >> - #power-domain-cells = <0>; >> - reg = <IMX8M_POWER_DOMAIN_PCIE2>; >> - }; >> - }; >> - }; >> - >> - usdhc1: usdhc@30b40000 { >> - compatible = "fsl,imx8mq-usdhc", "fsl,imx7d-usdhc"; >> - reg = <0x0 0x30b40000 0x0 0x10000>; >> - interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>; >> - clocks = <&clk IMX8MQ_CLK_DUMMY>, >> - <&clk IMX8MQ_CLK_NAND_USDHC_BUS_DIV>, >> - <&clk IMX8MQ_CLK_USDHC1_ROOT>; >> - clock-names = "ipg", "ahb", "per"; >> - assigned-clocks = <&clk IMX8MQ_CLK_USDHC1_DIV>; >> - assigned-clock-rates = <400000000>; >> - fsl,tuning-start-tap = <20>; >> - fsl,tuning-step= <2>; >> - bus-width = <4>; >> - status = "disabled"; >> - }; >> - >> - usdhc2: usdhc@30b50000 { >> - compatible = "fsl,imx8mq-usdhc", "fsl,imx7d-usdhc"; >> - reg = <0x0 0x30b50000 0x0 0x10000>; >> - interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>; >> - clocks = <&clk IMX8MQ_CLK_DUMMY>, >> - <&clk IMX8MQ_CLK_NAND_USDHC_BUS_DIV>, >> - <&clk IMX8MQ_CLK_USDHC2_ROOT>; >> - clock-names = "ipg", "ahb", "per"; >> - fsl,tuning-start-tap = <20>; >> - fsl,tuning-step= <2>; >> - bus-width = <4>; >> - status = "disabled"; >> - }; >> - >> - fec1: ethernet@30be0000 { >> - compatible = "fsl,imx8mq-fec", "fsl,imx6sx-fec"; >> - reg = <0x0 0x30be0000 0x0 0x10000>; >> - interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>, >> - <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>, >> - <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>; >> - clocks = <&clk IMX8MQ_CLK_ENET1_ROOT>, >> - <&clk IMX8MQ_CLK_ENET1_ROOT>, >> - <&clk IMX8MQ_CLK_ENET_TIMER_DIV>, >> - <&clk IMX8MQ_CLK_ENET_REF_DIV>, >> - <&clk IMX8MQ_CLK_ENET_PHY_REF_DIV>; >> - clock-names = "ipg", "ahb", "ptp", >> - "enet_clk_ref", "enet_out"; >> - assigned-clocks = <&clk IMX8MQ_CLK_ENET_AXI_SRC>, >> - <&clk IMX8MQ_CLK_ENET_TIMER_SRC>, >> - <&clk IMX8MQ_CLK_ENET_REF_SRC>, >> - <&clk IMX8MQ_CLK_ENET_TIMER_DIV>; >> - assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_266M>, >> - <&clk IMX8MQ_SYS2_PLL_100M>, >> - <&clk IMX8MQ_SYS2_PLL_125M>; >> - assigned-clock-rates = <0>, <0>, <125000000>, <100000000>; >> - stop-mode = <&gpr 0x10 3>; >> - fsl,num-tx-queues=<3>; >> - fsl,num-rx-queues=<3>; >> - fsl,wakeup_irq = <2>; >> - status = "disabled"; >> - }; >> - >> - imx_ion { >> - compatible = "fsl,mxc-ion"; >> - fsl,heap-id = <0>; >> - }; >> - >> - i2c1: i2c@30a20000 { >> - #address-cells = <1>; >> - #size-cells = <0>; >> - compatible = "fsl,imx21-i2c"; >> - reg = <0x0 0x30a20000 0x0 0x10000>; >> - interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>; >> - clocks = <&clk IMX8MQ_CLK_I2C1_ROOT>; >> - status = "disabled"; >> - }; >> - >> - i2c2: i2c@30a30000 { >> - #address-cells = <1>; >> - #size-cells = <0>; >> - compatible = "fsl,imx21-i2c"; >> - reg = <0x0 0x30a30000 0x0 0x10000>; >> - interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>; >> - clocks = <&clk IMX8MQ_CLK_I2C2_ROOT>; >> - status = "disabled"; >> - }; >> - >> - i2c3: i2c@30a40000 { >> - #address-cells = <1>; >> - #size-cells = <0>; >> - compatible = "fsl,imx21-i2c"; >> - reg = <0x0 0x30a40000 0x0 0x10000>; >> - interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; >> - clocks = <&clk IMX8MQ_CLK_I2C3_ROOT>; >> - status = "disabled"; >> - }; >> - >> - i2c4: i2c@30a50000 { >> - #address-cells = <1>; >> - #size-cells = <0>; >> - compatible = "fsl,imx21-i2c"; >> - reg = <0x0 0x30a50000 0x0 0x10000>; >> - interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>; >> - clocks = <&clk IMX8MQ_CLK_I2C4_ROOT>; >> - status = "disabled"; >> - }; >> - >> - wdog1: wdog@30280000 { >> - compatible = "fsl,imx21-wdt"; >> - reg = <0 0x30280000 0 0x10000>; >> - interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>; >> - clocks = <&clk IMX8MQ_CLK_WDOG1_ROOT>; >> - status = "disabled"; >> - }; >> - >> - wdog2: wdog@30290000 { >> - compatible = "fsl,imx21-wdt"; >> - reg = <0 0x30290000 0 0x10000>; >> - interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>; >> - clocks = <&clk IMX8MQ_CLK_WDOG2_ROOT>; >> - status = "disabled"; >> - }; >> - >> - wdog3: wdog@302a0000 { >> - compatible = "fsl,imx21-wdt"; >> - reg = <0 0x302a0000 0 0x10000>; >> - interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; >> - clocks = <&clk IMX8MQ_CLK_WDOG3_ROOT>; >> - status = "disabled"; >> - }; >> - >> - dma_cap: dma_cap { >> - compatible = "dma-capability"; >> - only-dma-mask32 = <1>; >> - }; >> - >> - qspi: qspi@30bb0000 { >> - #address-cells = <1>; >> - #size-cells = <0>; >> - compatible = "fsl,imx7d-qspi"; >> - reg = <0 0x30bb0000 0 0x10000>, <0 0x08000000 0 0x10000000>; >> - reg-names = "QuadSPI", "QuadSPI-memory"; >> - interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>; >> - clocks = <&clk IMX8MQ_CLK_QSPI_ROOT>, >> - <&clk IMX8MQ_CLK_QSPI_ROOT>; >> - clock-names = "qspi_en", "qspi"; >> - status = "disabled"; >> - }; >> -}; >> - >> -&A53_0 { >> - #cooling-cells = <2>; >> -}; >> diff --git a/arch/arm/dts/imx8mq-evk.dts b/arch/arm/dts/imx8mq-evk.dts >> new file mode 100644 >> index 0000000000..3693933451 >> --- /dev/null >> +++ b/arch/arm/dts/imx8mq-evk.dts >> @@ -0,0 +1,486 @@ >> +// SPDX-License-Identifier: (GPL-2.0 OR MIT) >> +/* >> + * Copyright 2017 NXP >> + * Copyright (C) 2017-2018 Pengutronix, Lucas Stach <kernel(a)pengutronix.de> >> + */ >> + >> +/dts-v1/; >> + >> +/* First 128KB is for PSCI ATF. */ >> +/memreserve/ 0x40000000 0x00020000; >> + >> +#include "imx8mq.dtsi" >> + >> +/ { >> + model = "NXP i.MX8MQ EVK"; >> + compatible = "fsl,imx8mq-evk", "fsl,imx8mq"; >> + >> + chosen { >> + stdout-path = &uart1; >> + }; >> + >> + memory@40000000 { >> + device_type = "memory"; >> + reg = <0x00000000 0x40000000 0 0xc0000000>; >> + }; >> + >> + pcie0_refclk: pcie0-refclk { >> + compatible = "fixed-clock"; >> + #clock-cells = <0>; >> + clock-frequency = <100000000>; >> + }; >> + >> + reg_usdhc2_vmmc: regulator-vsd-3v3 { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pinctrl_reg_usdhc2>; >> + compatible = "regulator-fixed"; >> + regulator-name = "VSD_3V3"; >> + regulator-min-microvolt = <3300000>; >> + regulator-max-microvolt = <3300000>; >> + gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>; >> + enable-active-high; >> + }; >> + >> + buck2_reg: regulator-buck2 { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pinctrl_buck2>; >> + compatible = "regulator-gpio"; >> + regulator-name = "vdd_arm"; >> + regulator-min-microvolt = <900000>; >> + regulator-max-microvolt = <1000000>; >> + gpios = <&gpio1 13 GPIO_ACTIVE_HIGH>; >> + states = <1000000 0x0 >> + 900000 0x1>; >> + }; >> + >> + wm8524: audio-codec { >> + #sound-dai-cells = <0>; >> + compatible = "wlf,wm8524"; >> + wlf,mute-gpios = <&gpio1 8 GPIO_ACTIVE_LOW>; >> + }; >> + >> + sound-wm8524 { >> + compatible = "simple-audio-card"; >> + simple-audio-card,name = "wm8524-audio"; >> + simple-audio-card,format = "i2s"; >> + simple-audio-card,frame-master = <&cpudai>; >> + simple-audio-card,bitclock-master = <&cpudai>; >> + simple-audio-card,widgets = >> + "Line", "Left Line Out Jack", >> + "Line", "Right Line Out Jack"; >> + simple-audio-card,routing = >> + "Left Line Out Jack", "LINEVOUTL", >> + "Right Line Out Jack", "LINEVOUTR"; >> + >> + cpudai: simple-audio-card,cpu { >> + sound-dai = <&sai2>; >> + }; >> + >> + link_codec: simple-audio-card,codec { >> + sound-dai = <&wm8524>; >> + clocks = <&clk IMX8MQ_CLK_SAI2_ROOT>; >> + }; >> + }; >> +}; >> + >> +&A53_0 { >> + cpu-supply = <&buck2_reg>; >> +}; >> + >> +&A53_1 { >> + cpu-supply = <&buck2_reg>; >> +}; >> + >> +&A53_2 { >> + cpu-supply = <&buck2_reg>; >> +}; >> + >> +&A53_3 { >> + cpu-supply = <&buck2_reg>; >> +}; >> + >> +&fec1 { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pinctrl_fec1>; >> + phy-mode = "rgmii-id"; >> + phy-handle = <&ethphy0>; >> + fsl,magic-packet; >> + status = "okay"; >> + >> + mdio { >> + #address-cells = <1>; >> + #size-cells = <0>; >> + >> + ethphy0: ethernet-phy@0 { >> + compatible = "ethernet-phy-ieee802.3-c22"; >> + reg = <0>; >> + }; >> + }; >> +}; >> + >> +&sai2 { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pinctrl_sai2>; >> + assigned-clocks = <&clk IMX8MQ_AUDIO_PLL1_BYPASS>, <&clk IMX8MQ_CLK_SAI2>; >> + assigned-clock-parents = <&clk IMX8MQ_AUDIO_PLL1>, <&clk IMX8MQ_AUDIO_PLL1_OUT>; >> + assigned-clock-rates = <0>, <24576000>; >> + status = "okay"; >> +}; >> + >> +&gpio5 { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pinctrl_wifi_reset>; >> + >> + wl-reg-on { >> + gpio-hog; >> + gpios = <29 GPIO_ACTIVE_HIGH>; >> + output-high; >> + }; >> +}; >> + >> +&i2c1 { >> + clock-frequency = <100000>; >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pinctrl_i2c1>; >> + status = "okay"; >> + >> + pmic@8 { >> + compatible = "fsl,pfuze100"; >> + reg = <0x8>; >> + >> + regulators { >> + sw1a_reg: sw1ab { >> + regulator-min-microvolt = <825000>; >> + regulator-max-microvolt = <1100000>; >> + }; >> + >> + sw1c_reg: sw1c { >> + regulator-min-microvolt = <825000>; >> + regulator-max-microvolt = <1100000>; >> + }; >> + >> + sw2_reg: sw2 { >> + regulator-min-microvolt = <1100000>; >> + regulator-max-microvolt = <1100000>; >> + regulator-always-on; >> + }; >> + >> + sw3a_reg: sw3ab { >> + regulator-min-microvolt = <825000>; >> + regulator-max-microvolt = <1100000>; >> + regulator-always-on; >> + }; >> + >> + sw4_reg: sw4 { >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <1800000>; >> + regulator-always-on; >> + }; >> + >> + swbst_reg: swbst { >> + regulator-min-microvolt = <5000000>; >> + regulator-max-microvolt = <5150000>; >> + }; >> + >> + snvs_reg: vsnvs { >> + regulator-min-microvolt = <1000000>; >> + regulator-max-microvolt = <3000000>; >> + regulator-always-on; >> + }; >> + >> + vref_reg: vrefddr { >> + regulator-always-on; >> + }; >> + >> + vgen1_reg: vgen1 { >> + regulator-min-microvolt = <800000>; >> + regulator-max-microvolt = <1550000>; >> + }; >> + >> + vgen2_reg: vgen2 { >> + regulator-min-microvolt = <850000>; >> + regulator-max-microvolt = <975000>; >> + regulator-always-on; >> + }; >> + >> + vgen3_reg: vgen3 { >> + regulator-min-microvolt = <1675000>; >> + regulator-max-microvolt = <1975000>; >> + regulator-always-on; >> + }; >> + >> + vgen4_reg: vgen4 { >> + regulator-min-microvolt = <1625000>; >> + regulator-max-microvolt = <1875000>; >> + regulator-always-on; >> + }; >> + >> + vgen5_reg: vgen5 { >> + regulator-min-microvolt = <3075000>; >> + regulator-max-microvolt = <3625000>; >> + regulator-always-on; >> + }; >> + >> + vgen6_reg: vgen6 { >> + regulator-min-microvolt = <1800000>; >> + regulator-max-microvolt = <3300000>; >> + }; >> + }; >> + }; >> +}; >> + >> +&pcie0 { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pinctrl_pcie0>; >> + reset-gpio = <&gpio5 28 GPIO_ACTIVE_LOW>; >> + clocks = <&clk IMX8MQ_CLK_PCIE1_ROOT>, >> + <&clk IMX8MQ_CLK_PCIE1_AUX>, >> + <&clk IMX8MQ_CLK_PCIE1_PHY>, >> + <&pcie0_refclk>; >> + clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus"; >> + status = "okay"; >> +}; >> + >> +&pgc_gpu { >> + power-supply = <&sw1a_reg>; >> +}; >> + >> +&snvs_pwrkey { >> + status = "okay"; >> +}; >> + >> +&uart1 { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pinctrl_uart1>; >> + status = "okay"; >> +}; >> + >> +&usb3_phy1 { >> + status = "okay"; >> +}; >> + >> +&usb_dwc3_1 { >> + dr_mode = "host"; >> + status = "okay"; >> +}; >> + >> +&qspi0 { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pinctrl_qspi>; >> + status = "okay"; >> + >> + n25q256a: flash@0 { >> + reg = <0>; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + compatible = "micron,n25q256a", "jedec,spi-nor"; >> + spi-max-frequency = <29000000>; >> + }; >> +}; >> + >> +&usdhc1 { >> + pinctrl-names = "default", "state_100mhz", "state_200mhz"; >> + pinctrl-0 = <&pinctrl_usdhc1>; >> + pinctrl-1 = <&pinctrl_usdhc1_100mhz>; >> + pinctrl-2 = <&pinctrl_usdhc1_200mhz>; >> + vqmmc-supply = <&sw4_reg>; >> + bus-width = <8>; >> + non-removable; >> + no-sd; >> + no-sdio; >> + status = "okay"; >> +}; >> + >> +&usdhc2 { >> + pinctrl-names = "default", "state_100mhz", "state_200mhz"; >> + pinctrl-0 = <&pinctrl_usdhc2>; >> + pinctrl-1 = <&pinctrl_usdhc2_100mhz>; >> + pinctrl-2 = <&pinctrl_usdhc2_200mhz>; >> + cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>; >> + vmmc-supply = <&reg_usdhc2_vmmc>; >> + status = "okay"; >> +}; >> + >> +&wdog1 { >> + pinctrl-names = "default"; >> + pinctrl-0 = <&pinctrl_wdog>; >> + fsl,ext-reset-output; >> + status = "okay"; >> +}; >> + >> +&iomuxc { >> + pinctrl_buck2: vddarmgrp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_GPIO1_IO13_GPIO1_IO13 0x19 >> + >; >> + >> + }; >> + >> + pinctrl_fec1: fec1grp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_ENET_MDC_ENET1_MDC 0x3 >> + MX8MQ_IOMUXC_ENET_MDIO_ENET1_MDIO 0x23 >> + MX8MQ_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x1f >> + MX8MQ_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x1f >> + MX8MQ_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x1f >> + MX8MQ_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x1f >> + MX8MQ_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x91 >> + MX8MQ_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x91 >> + MX8MQ_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x91 >> + MX8MQ_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x91 >> + MX8MQ_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x1f >> + MX8MQ_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x91 >> + MX8MQ_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x91 >> + MX8MQ_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x1f >> + MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9 0x19 >> + >; >> + }; >> + >> + pinctrl_i2c1: i2c1grp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_I2C1_SCL_I2C1_SCL 0x4000007f >> + MX8MQ_IOMUXC_I2C1_SDA_I2C1_SDA 0x4000007f >> + >; >> + }; >> + >> + pinctrl_pcie0: pcie0grp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_I2C4_SCL_PCIE1_CLKREQ_B 0x76 >> + MX8MQ_IOMUXC_UART4_RXD_GPIO5_IO28 0x16 >> + >; >> + }; >> + >> + pinctrl_qspi: qspigrp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_NAND_ALE_QSPI_A_SCLK 0x82 >> + MX8MQ_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B 0x82 >> + MX8MQ_IOMUXC_NAND_DATA00_QSPI_A_DATA0 0x82 >> + MX8MQ_IOMUXC_NAND_DATA01_QSPI_A_DATA1 0x82 >> + MX8MQ_IOMUXC_NAND_DATA02_QSPI_A_DATA2 0x82 >> + MX8MQ_IOMUXC_NAND_DATA03_QSPI_A_DATA3 0x82 >> + >> + >; >> + }; >> + >> + pinctrl_reg_usdhc2: regusdhc2grpgpio { >> + fsl,pins = < >> + MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41 >> + >; >> + }; >> + >> + pinctrl_sai2: sai2grp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC 0xd6 >> + MX8MQ_IOMUXC_SAI2_TXC_SAI2_TX_BCLK 0xd6 >> + MX8MQ_IOMUXC_SAI2_MCLK_SAI2_MCLK 0xd6 >> + MX8MQ_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0 0xd6 >> + MX8MQ_IOMUXC_GPIO1_IO08_GPIO1_IO8 0xd6 >> + >; >> + }; >> + >> + pinctrl_uart1: uart1grp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_UART1_RXD_UART1_DCE_RX 0x49 >> + MX8MQ_IOMUXC_UART1_TXD_UART1_DCE_TX 0x49 >> + >; >> + }; >> + >> + pinctrl_usdhc1: usdhc1grp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x83 >> + MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xc3 >> + MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0 0xc3 >> + MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1 0xc3 >> + MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2 0xc3 >> + MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3 0xc3 >> + MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4 0xc3 >> + MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5 0xc3 >> + MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6 0xc3 >> + MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7 0xc3 >> + MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x83 >> + MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0xc1 >> + >; >> + }; >> + >> + pinctrl_usdhc1_100mhz: usdhc1-100grp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x8d >> + MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xcd >> + MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0 0xcd >> + MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1 0xcd >> + MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2 0xcd >> + MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3 0xcd >> + MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4 0xcd >> + MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5 0xcd >> + MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6 0xcd >> + MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7 0xcd >> + MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x8d >> + MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0xc1 >> + >; >> + }; >> + >> + pinctrl_usdhc1_200mhz: usdhc1-200grp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK 0x9f >> + MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD 0xdf >> + MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0 0xdf >> + MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1 0xdf >> + MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2 0xdf >> + MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3 0xdf >> + MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4 0xdf >> + MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5 0xdf >> + MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6 0xdf >> + MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7 0xdf >> + MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x9f >> + MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B 0xc1 >> + >; >> + }; >> + >> + pinctrl_usdhc2: usdhc2grp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x83 >> + MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc3 >> + MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc3 >> + MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc3 >> + MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc3 >> + MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc3 >> + MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1 >> + >; >> + }; >> + >> + pinctrl_usdhc2_100mhz: usdhc2-100grp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x85 >> + MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc5 >> + MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc5 >> + MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc5 >> + MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc5 >> + MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc5 >> + MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1 >> + >; >> + }; >> + >> + pinctrl_usdhc2_200mhz: usdhc2-200grp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x87 >> + MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc7 >> + MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc7 >> + MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc7 >> + MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc7 >> + MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc7 >> + MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1 >> + >; >> + }; >> + >> + pinctrl_wdog: wdog1grp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6 >> + >; >> + }; >> + >> + pinctrl_wifi_reset: wifiresetgrp { >> + fsl,pins = < >> + MX8MQ_IOMUXC_UART4_TXD_GPIO5_IO29 0x16 >> + >; >> + }; >> +}; >> diff --git a/arch/arm/dts/imx8mq.dtsi b/arch/arm/dts/imx8mq.dtsi >> new file mode 100644 >> index 0000000000..621e9593ec >> --- /dev/null >> +++ b/arch/arm/dts/imx8mq.dtsi >> @@ -0,0 +1,1111 @@ >> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) >> +/* >> + * Copyright 2017 NXP >> + * Copyright (C) 2017-2018 Pengutronix, Lucas Stach <kernel(a)pengutronix.de> >> + */ >> + >> +#include <dt-bindings/clock/imx8mq-clock.h> >> +#include <dt-bindings/pinctrl/pins-imx8mq.h> >> +#include <dt-bindings/power/imx8mq-power.h> >> +#include <dt-bindings/reset/imx8mq-reset.h> >> +#include <dt-bindings/gpio/gpio.h> >> +#include "dt-bindings/input/input.h" >> +#include <dt-bindings/interrupt-controller/arm-gic.h> >> +#include <dt-bindings/thermal/thermal.h> >> + >> +/ { >> + interrupt-parent = <&gpc>; >> + >> + #address-cells = <2>; >> + #size-cells = <2>; >> + >> + aliases { >> + ethernet0 = &fec1; >> + gpio0 = &gpio1; >> + gpio1 = &gpio2; >> + gpio2 = &gpio3; >> + gpio3 = &gpio4; >> + gpio4 = &gpio5; >> + i2c0 = &i2c1; >> + i2c1 = &i2c2; >> + i2c2 = &i2c3; >> + i2c3 = &i2c4; >> + serial0 = &uart1; >> + serial1 = &uart2; >> + serial2 = &uart3; >> + serial3 = &uart4; >> + spi0 = &ecspi1; >> + spi1 = &ecspi2; >> + spi2 = &ecspi3; >> + }; >> + >> + ckil: clock-ckil { >> + compatible = "fixed-clock"; >> + #clock-cells = <0>; >> + clock-frequency = <32768>; >> + clock-output-names = "ckil"; >> + }; >> + >> + osc_25m: clock-osc-25m { >> + compatible = "fixed-clock"; >> + #clock-cells = <0>; >> + clock-frequency = <25000000>; >> + clock-output-names = "osc_25m"; >> + }; >> + >> + osc_27m: clock-osc-27m { >> + compatible = "fixed-clock"; >> + #clock-cells = <0>; >> + clock-frequency = <27000000>; >> + clock-output-names = "osc_27m"; >> + }; >> + >> + clk_ext1: clock-ext1 { >> + compatible = "fixed-clock"; >> + #clock-cells = <0>; >> + clock-frequency = <133000000>; >> + clock-output-names = "clk_ext1"; >> + }; >> + >> + clk_ext2: clock-ext2 { >> + compatible = "fixed-clock"; >> + #clock-cells = <0>; >> + clock-frequency = <133000000>; >> + clock-output-names = "clk_ext2"; >> + }; >> + >> + clk_ext3: clock-ext3 { >> + compatible = "fixed-clock"; >> + #clock-cells = <0>; >> + clock-frequency = <133000000>; >> + clock-output-names = "clk_ext3"; >> + }; >> + >> + clk_ext4: clock-ext4 { >> + compatible = "fixed-clock"; >> + #clock-cells = <0>; >> + clock-frequency= <133000000>; >> + clock-output-names = "clk_ext4"; >> + }; >> + >> + cpus { >> + #address-cells = <1>; >> + #size-cells = <0>; >> + >> + A53_0: cpu@0 { >> + device_type = "cpu"; >> + compatible = "arm,cortex-a53"; >> + reg = <0x0>; >> + clock-latency = <61036>; /* two CLK32 periods */ >> + clocks = <&clk IMX8MQ_CLK_ARM>; >> + enable-method = "psci"; >> + next-level-cache = <&A53_L2>; >> + operating-points-v2 = <&a53_opp_table>; >> + #cooling-cells = <2>; >> + nvmem-cells = <&cpu_speed_grade>; >> + nvmem-cell-names = "speed_grade"; >> + }; >> + >> + A53_1: cpu@1 { >> + device_type = "cpu"; >> + compatible = "arm,cortex-a53"; >> + reg = <0x1>; >> + clock-latency = <61036>; /* two CLK32 periods */ >> + clocks = <&clk IMX8MQ_CLK_ARM>; >> + enable-method = "psci"; >> + next-level-cache = <&A53_L2>; >> + operating-points-v2 = <&a53_opp_table>; >> + #cooling-cells = <2>; >> + }; >> + >> + A53_2: cpu@2 { >> + device_type = "cpu"; >> + compatible = "arm,cortex-a53"; >> + reg = <0x2>; >> + clock-latency = <61036>; /* two CLK32 periods */ >> + clocks = <&clk IMX8MQ_CLK_ARM>; >> + enable-method = "psci"; >> + next-level-cache = <&A53_L2>; >> + operating-points-v2 = <&a53_opp_table>; >> + #cooling-cells = <2>; >> + }; >> + >> + A53_3: cpu@3 { >> + device_type = "cpu"; >> + compatible = "arm,cortex-a53"; >> + reg = <0x3>; >> + clock-latency = <61036>; /* two CLK32 periods */ >> + clocks = <&clk IMX8MQ_CLK_ARM>; >> + enable-method = "psci"; >> + next-level-cache = <&A53_L2>; >> + operating-points-v2 = <&a53_opp_table>; >> + #cooling-cells = <2>; >> + }; >> + >> + A53_L2: l2-cache0 { >> + compatible = "cache"; >> + }; >> + }; >> + >> + a53_opp_table: opp-table { >> + compatible = "operating-points-v2"; >> + opp-shared; >> + >> + opp-800000000 { >> + opp-hz = /bits/ 64 <800000000>; >> + opp-microvolt = <900000>; >> + /* Industrial only */ >> + opp-supported-hw = <0xf>, <0x4>; >> + clock-latency-ns = <150000>; >> + opp-suspend; >> + }; >> + >> + opp-1000000000 { >> + opp-hz = /bits/ 64 <1000000000>; >> + opp-microvolt = <900000>; >> + /* Consumer only */ >> + opp-supported-hw = <0xe>, <0x3>; >> + clock-latency-ns = <150000>; >> + opp-suspend; >> + }; >> + >> + opp-1300000000 { >> + opp-hz = /bits/ 64 <1300000000>; >> + opp-microvolt = <1000000>; >> + opp-supported-hw = <0xc>, <0x4>; >> + clock-latency-ns = <150000>; >> + opp-suspend; >> + }; >> + >> + opp-1500000000 { >> + opp-hz = /bits/ 64 <1500000000>; >> + opp-microvolt = <1000000>; >> + opp-supported-hw = <0x8>, <0x3>; >> + clock-latency-ns = <150000>; >> + opp-suspend; >> + }; >> + }; >> + >> + pmu { >> + compatible = "arm,cortex-a53-pmu"; >> + interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>; >> + interrupt-parent = <&gic>; >> + interrupt-affinity = <&A53_0>, <&A53_1>, <&A53_2>, <&A53_3>; >> + }; >> + >> + psci { >> + compatible = "arm,psci-1.0"; >> + method = "smc"; >> + }; >> + >> + thermal-zones { >> + cpu-thermal { >> + polling-delay-passive = <250>; >> + polling-delay = <2000>; >> + thermal-sensors = <&tmu 0>; >> + >> + trips { >> + cpu_alert: cpu-alert { >> + temperature = <80000>; >> + hysteresis = <2000>; >> + type = "passive"; >> + }; >> + >> + cpu-crit { >> + temperature = <90000>; >> + hysteresis = <2000>; >> + type = "critical"; >> + }; >> + }; >> + >> + cooling-maps { >> + map0 { >> + trip = <&cpu_alert>; >> + cooling-device = >> + <&A53_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, >> + <&A53_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, >> + <&A53_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, >> + <&A53_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; >> + }; >> + }; >> + }; >> + >> + gpu-thermal { >> + polling-delay-passive = <250>; >> + polling-delay = <2000>; >> + thermal-sensors = <&tmu 1>; >> + >> + trips { >> + gpu-crit { >> + temperature = <90000>; >> + hysteresis = <2000>; >> + type = "critical"; >> + }; >> + }; >> + }; >> + >> + vpu-thermal { >> + polling-delay-passive = <250>; >> + polling-delay = <2000>; >> + thermal-sensors = <&tmu 2>; >> + >> + trips { >> + vpu-crit { >> + temperature = <90000>; >> + hysteresis = <2000>; >> + type = "critical"; >> + }; >> + }; >> + }; >> + }; >> + >> + timer { >> + compatible = "arm,armv8-timer"; >> + interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, /* Physical Secure */ >> + <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, /* Physical Non-Secure */ >> + <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, /* Virtual */ >> + <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>; /* Hypervisor */ >> + interrupt-parent = <&gic>; >> + arm,no-tick-in-suspend; >> + }; >> + >> + soc@0 { >> + compatible = "simple-bus"; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + ranges = <0x0 0x0 0x0 0x3e000000>; >> + dma-ranges = <0x40000000 0x0 0x40000000 0xc0000000>; >> + >> + bus@30000000 { /* AIPS1 */ >> + compatible = "fsl,imx8mq-aips-bus", "simple-bus"; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + ranges = <0x30000000 0x30000000 0x400000>; >> + >> + gpio1: gpio@30200000 { >> + compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio"; >> + reg = <0x30200000 0x10000>; >> + interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>, >> + <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_GPIO1_ROOT>; >> + gpio-controller; >> + #gpio-cells = <2>; >> + interrupt-controller; >> + #interrupt-cells = <2>; >> + gpio-ranges = <&iomuxc 0 10 30>; >> + }; >> + >> + gpio2: gpio@30210000 { >> + compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio"; >> + reg = <0x30210000 0x10000>; >> + interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>, >> + <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_GPIO2_ROOT>; >> + gpio-controller; >> + #gpio-cells = <2>; >> + interrupt-controller; >> + #interrupt-cells = <2>; >> + gpio-ranges = <&iomuxc 0 40 21>; >> + }; >> + >> + gpio3: gpio@30220000 { >> + compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio"; >> + reg = <0x30220000 0x10000>; >> + interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>, >> + <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_GPIO3_ROOT>; >> + gpio-controller; >> + #gpio-cells = <2>; >> + interrupt-controller; >> + #interrupt-cells = <2>; >> + gpio-ranges = <&iomuxc 0 61 26>; >> + }; >> + >> + gpio4: gpio@30230000 { >> + compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio"; >> + reg = <0x30230000 0x10000>; >> + interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>, >> + <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_GPIO4_ROOT>; >> + gpio-controller; >> + #gpio-cells = <2>; >> + interrupt-controller; >> + #interrupt-cells = <2>; >> + gpio-ranges = <&iomuxc 0 87 32>; >> + }; >> + >> + gpio5: gpio@30240000 { >> + compatible = "fsl,imx8mq-gpio", "fsl,imx35-gpio"; >> + reg = <0x30240000 0x10000>; >> + interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>, >> + <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_GPIO5_ROOT>; >> + gpio-controller; >> + #gpio-cells = <2>; >> + interrupt-controller; >> + #interrupt-cells = <2>; >> + gpio-ranges = <&iomuxc 0 119 30>; >> + }; >> + >> + tmu: tmu@30260000 { >> + compatible = "fsl,imx8mq-tmu"; >> + reg = <0x30260000 0x10000>; >> + interrupt = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_TMU_ROOT>; >> + little-endian; >> + fsl,tmu-range = <0xb0000 0xa0026 0x80048 0x70061>; >> + fsl,tmu-calibration = <0x00000000 0x00000023 >> + 0x00000001 0x00000029 >> + 0x00000002 0x0000002f >> + 0x00000003 0x00000035 >> + 0x00000004 0x0000003d >> + 0x00000005 0x00000043 >> + 0x00000006 0x0000004b >> + 0x00000007 0x00000051 >> + 0x00000008 0x00000057 >> + 0x00000009 0x0000005f >> + 0x0000000a 0x00000067 >> + 0x0000000b 0x0000006f >> + >> + 0x00010000 0x0000001b >> + 0x00010001 0x00000023 >> + 0x00010002 0x0000002b >> + 0x00010003 0x00000033 >> + 0x00010004 0x0000003b >> + 0x00010005 0x00000043 >> + 0x00010006 0x0000004b >> + 0x00010007 0x00000055 >> + 0x00010008 0x0000005d >> + 0x00010009 0x00000067 >> + 0x0001000a 0x00000070 >> + >> + 0x00020000 0x00000017 >> + 0x00020001 0x00000023 >> + 0x00020002 0x0000002d >> + 0x00020003 0x00000037 >> + 0x00020004 0x00000041 >> + 0x00020005 0x0000004b >> + 0x00020006 0x00000057 >> + 0x00020007 0x00000063 >> + 0x00020008 0x0000006f >> + >> + 0x00030000 0x00000015 >> + 0x00030001 0x00000021 >> + 0x00030002 0x0000002d >> + 0x00030003 0x00000039 >> + 0x00030004 0x00000045 >> + 0x00030005 0x00000053 >> + 0x00030006 0x0000005f >> + 0x00030007 0x00000071>; >> + #thermal-sensor-cells = <1>; >> + }; >> + >> + wdog1: watchdog@30280000 { >> + compatible = "fsl,imx8mq-wdt", "fsl,imx21-wdt"; >> + reg = <0x30280000 0x10000>; >> + interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_WDOG1_ROOT>; >> + status = "disabled"; >> + }; >> + >> + wdog2: watchdog@30290000 { >> + compatible = "fsl,imx8mq-wdt", "fsl,imx21-wdt"; >> + reg = <0x30290000 0x10000>; >> + interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_WDOG2_ROOT>; >> + status = "disabled"; >> + }; >> + >> + wdog3: watchdog@302a0000 { >> + compatible = "fsl,imx8mq-wdt", "fsl,imx21-wdt"; >> + reg = <0x302a0000 0x10000>; >> + interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_WDOG3_ROOT>; >> + status = "disabled"; >> + }; >> + >> + sdma2: sdma@302c0000 { >> + compatible = "fsl,imx8mq-sdma","fsl,imx7d-sdma"; >> + reg = <0x302c0000 0x10000>; >> + interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_SDMA2_ROOT>, >> + <&clk IMX8MQ_CLK_SDMA2_ROOT>; >> + clock-names = "ipg", "ahb"; >> + #dma-cells = <3>; >> + fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin"; >> + }; >> + >> + iomuxc: iomuxc@30330000 { >> + compatible = "fsl,imx8mq-iomuxc"; >> + reg = <0x30330000 0x10000>; >> + }; >> + >> + iomuxc_gpr: syscon@30340000 { >> + compatible = "fsl,imx8mq-iomuxc-gpr", "fsl,imx6q-iomuxc-gpr", >> + "syscon", "simple-mfd"; >> + reg = <0x30340000 0x10000>; >> + >> + mux: mux-controller { >> + compatible = "mmio-mux"; >> + #mux-control-cells = <1>; >> + mux-reg-masks = <0x34 0x00000004>; /* MIPI_MUX_SEL */ >> + }; >> + }; >> + >> + ocotp: ocotp-ctrl@30350000 { >> + compatible = "fsl,imx8mq-ocotp", "syscon"; >> + reg = <0x30350000 0x10000>; >> + clocks = <&clk IMX8MQ_CLK_OCOTP_ROOT>; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + >> + cpu_speed_grade: speed-grade@10 { >> + reg = <0x10 4>; >> + }; >> + }; >> + >> + anatop: syscon@30360000 { >> + compatible = "fsl,imx8mq-anatop", "syscon"; >> + reg = <0x30360000 0x10000>; >> + interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>; >> + }; >> + >> + snvs: snvs@30370000 { >> + compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd"; >> + reg = <0x30370000 0x10000>; >> + >> + snvs_rtc: snvs-rtc-lp{ >> + compatible = "fsl,sec-v4.0-mon-rtc-lp"; >> + regmap =<&snvs>; >> + offset = <0x34>; >> + interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>, >> + <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_SNVS_ROOT>; >> + clock-names = "snvs-rtc"; >> + }; >> + >> + snvs_pwrkey: snvs-powerkey { >> + compatible = "fsl,sec-v4.0-pwrkey"; >> + regmap = <&snvs>; >> + interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>; >> + linux,keycode = <KEY_POWER>; >> + wakeup-source; >> + status = "disabled"; >> + }; >> + }; >> + >> + clk: clock-controller@30380000 { >> + compatible = "fsl,imx8mq-ccm"; >> + reg = <0x30380000 0x10000>; >> + interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>, >> + <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>; >> + #clock-cells = <1>; >> + clocks = <&ckil>, <&osc_25m>, <&osc_27m>, >> + <&clk_ext1>, <&clk_ext2>, >> + <&clk_ext3>, <&clk_ext4>; >> + clock-names = "ckil", "osc_25m", "osc_27m", >> + "clk_ext1", "clk_ext2", >> + "clk_ext3", "clk_ext4"; >> + }; >> + >> + src: reset-controller@30390000 { >> + compatible = "fsl,imx8mq-src", "syscon"; >> + reg = <0x30390000 0x10000>; >> + #reset-cells = <1>; >> + }; >> + >> + gpc: gpc@303a0000 { >> + compatible = "fsl,imx8mq-gpc"; >> + reg = <0x303a0000 0x10000>; >> + interrupt-parent = <&gic>; >> + interrupt-controller; >> + #interrupt-cells = <3>; >> + >> + pgc { >> + #address-cells = <1>; >> + #size-cells = <0>; >> + >> + pgc_mipi: power-domain@0 { >> + #power-domain-cells = <0>; >> + reg = <IMX8M_POWER_DOMAIN_MIPI>; >> + }; >> + >> + /* >> + * As per comment in ATF source code: >> + * >> + * PCIE1 and PCIE2 share the >> + * same reset signal, if we >> + * power down PCIE2, PCIE1 >> + * will be held in reset too. >> + * >> + * So instead of creating two >> + * separate power domains for >> + * PCIE1 and PCIE2 we create a >> + * link between both and use >> + * it as a shared PCIE power >> + * domain. >> + */ >> + pgc_pcie: power-domain@1 { >> + #power-domain-cells = <0>; >> + reg = <IMX8M_POWER_DOMAIN_PCIE1>; >> + power-domains = <&pgc_pcie2>; >> + }; >> + >> + pgc_otg1: power-domain@2 { >> + #power-domain-cells = <0>; >> + reg = <IMX8M_POWER_DOMAIN_USB_OTG1>; >> + }; >> + >> + pgc_otg2: power-domain@3 { >> + #power-domain-cells = <0>; >> + reg = <IMX8M_POWER_DOMAIN_USB_OTG2>; >> + }; >> + >> + pgc_ddr1: power-domain@4 { >> + #power-domain-cells = <0>; >> + reg = <IMX8M_POWER_DOMAIN_DDR1>; >> + }; >> + >> + pgc_gpu: power-domain@5 { >> + #power-domain-cells = <0>; >> + reg = <IMX8M_POWER_DOMAIN_GPU>; >> + clocks = <&clk IMX8MQ_CLK_GPU_ROOT>, >> + <&clk IMX8MQ_CLK_GPU_SHADER_DIV>, >> + <&clk IMX8MQ_CLK_GPU_AXI>, >> + <&clk IMX8MQ_CLK_GPU_AHB>; >> + }; >> + >> + pgc_vpu: power-domain@6 { >> + #power-domain-cells = <0>; >> + reg = <IMX8M_POWER_DOMAIN_VPU>; >> + }; >> + >> + pgc_disp: power-domain@7 { >> + #power-domain-cells = <0>; >> + reg = <IMX8M_POWER_DOMAIN_DISP>; >> + }; >> + >> + pgc_mipi_csi1: power-domain@8 { >> + #power-domain-cells = <0>; >> + reg = <IMX8M_POWER_DOMAIN_MIPI_CSI1>; >> + }; >> + >> + pgc_mipi_csi2: power-domain@9 { >> + #power-domain-cells = <0>; >> + reg = <IMX8M_POWER_DOMAIN_MIPI_CSI2>; >> + }; >> + >> + pgc_pcie2: power-domain@a { >> + #power-domain-cells = <0>; >> + reg = <IMX8M_POWER_DOMAIN_PCIE2>; >> + }; >> + }; >> + }; >> + }; >> + >> + bus@30400000 { /* AIPS2 */ >> + compatible = "fsl,imx8mq-aips-bus", "simple-bus"; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + ranges = <0x30400000 0x30400000 0x400000>; >> + >> + pwm1: pwm@30660000 { >> + compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm"; >> + reg = <0x30660000 0x10000>; >> + interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_PWM1_ROOT>, >> + <&clk IMX8MQ_CLK_PWM1_ROOT>; >> + clock-names = "ipg", "per"; >> + #pwm-cells = <2>; >> + status = "disabled"; >> + }; >> + >> + pwm2: pwm@30670000 { >> + compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm"; >> + reg = <0x30670000 0x10000>; >> + interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_PWM2_ROOT>, >> + <&clk IMX8MQ_CLK_PWM2_ROOT>; >> + clock-names = "ipg", "per"; >> + #pwm-cells = <2>; >> + status = "disabled"; >> + }; >> + >> + pwm3: pwm@30680000 { >> + compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm"; >> + reg = <0x30680000 0x10000>; >> + interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_PWM3_ROOT>, >> + <&clk IMX8MQ_CLK_PWM3_ROOT>; >> + clock-names = "ipg", "per"; >> + #pwm-cells = <2>; >> + status = "disabled"; >> + }; >> + >> + pwm4: pwm@30690000 { >> + compatible = "fsl,imx8mq-pwm", "fsl,imx27-pwm"; >> + reg = <0x30690000 0x10000>; >> + interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_PWM4_ROOT>, >> + <&clk IMX8MQ_CLK_PWM4_ROOT>; >> + clock-names = "ipg", "per"; >> + #pwm-cells = <2>; >> + status = "disabled"; >> + }; >> + >> + system_counter: timer@306a0000 { >> + compatible = "nxp,sysctr-timer"; >> + reg = <0x306a0000 0x20000>; >> + interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&osc_25m>; >> + clock-names = "per"; >> + }; >> + }; >> + >> + bus@30800000 { /* AIPS3 */ >> + compatible = "fsl,imx8mq-aips-bus", "simple-bus"; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + ranges = <0x30800000 0x30800000 0x400000>, >> + <0x08000000 0x08000000 0x10000000>; >> + >> + ecspi1: spi@30820000 { >> + #address-cells = <1>; >> + #size-cells = <0>; >> + compatible = "fsl,imx8mq-ecspi", "fsl,imx51-ecspi"; >> + reg = <0x30820000 0x10000>; >> + interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_ECSPI1_ROOT>, >> + <&clk IMX8MQ_CLK_ECSPI1_ROOT>; >> + clock-names = "ipg", "per"; >> + status = "disabled"; >> + }; >> + >> + ecspi2: spi@30830000 { >> + #address-cells = <1>; >> + #size-cells = <0>; >> + compatible = "fsl,imx8mq-ecspi", "fsl,imx51-ecspi"; >> + reg = <0x30830000 0x10000>; >> + interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_ECSPI2_ROOT>, >> + <&clk IMX8MQ_CLK_ECSPI2_ROOT>; >> + clock-names = "ipg", "per"; >> + status = "disabled"; >> + }; >> + >> + ecspi3: spi@30840000 { >> + #address-cells = <1>; >> + #size-cells = <0>; >> + compatible = "fsl,imx8mq-ecspi", "fsl,imx51-ecspi"; >> + reg = <0x30840000 0x10000>; >> + interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_ECSPI3_ROOT>, >> + <&clk IMX8MQ_CLK_ECSPI3_ROOT>; >> + clock-names = "ipg", "per"; >> + status = "disabled"; >> + }; >> + >> + uart1: serial@30860000 { >> + compatible = "fsl,imx8mq-uart", >> + "fsl,imx6q-uart"; >> + reg = <0x30860000 0x10000>; >> + interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_UART1_ROOT>, >> + <&clk IMX8MQ_CLK_UART1_ROOT>; >> + clock-names = "ipg", "per"; >> + status = "disabled"; >> + }; >> + >> + uart3: serial@30880000 { >> + compatible = "fsl,imx8mq-uart", >> + "fsl,imx6q-uart"; >> + reg = <0x30880000 0x10000>; >> + interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_UART3_ROOT>, >> + <&clk IMX8MQ_CLK_UART3_ROOT>; >> + clock-names = "ipg", "per"; >> + status = "disabled"; >> + }; >> + >> + uart2: serial@30890000 { >> + compatible = "fsl,imx8mq-uart", >> + "fsl,imx6q-uart"; >> + reg = <0x30890000 0x10000>; >> + interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_UART2_ROOT>, >> + <&clk IMX8MQ_CLK_UART2_ROOT>; >> + clock-names = "ipg", "per"; >> + status = "disabled"; >> + }; >> + >> + sai2: sai@308b0000 { >> + #sound-dai-cells = <0>; >> + compatible = "fsl,imx8mq-sai"; >> + reg = <0x308b0000 0x10000>; >> + interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_SAI2_IPG>, >> + <&clk IMX8MQ_CLK_SAI2_ROOT>, >> + <&clk IMX8MQ_CLK_DUMMY>, <&clk IMX8MQ_CLK_DUMMY>; >> + clock-names = "bus", "mclk1", "mclk2", "mclk3"; >> + dmas = <&sdma1 10 24 0>, <&sdma1 11 24 0>; >> + dma-names = "rx", "tx"; >> + status = "disabled"; >> + }; >> + >> + crypto: crypto@30900000 { >> + compatible = "fsl,sec-v4.0"; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + reg = <0x30900000 0x40000>; >> + ranges = <0 0x30900000 0x40000>; >> + interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_AHB>, >> + <&clk IMX8MQ_CLK_IPG_ROOT>; >> + clock-names = "aclk", "ipg"; >> + >> + sec_jr0: jr@1000 { >> + compatible = "fsl,sec-v4.0-job-ring"; >> + reg = <0x1000 0x1000>; >> + interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>; >> + }; >> + >> + sec_jr1: jr@2000 { >> + compatible = "fsl,sec-v4.0-job-ring"; >> + reg = <0x2000 0x1000>; >> + interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>; >> + }; >> + >> + sec_jr2: jr@3000 { >> + compatible = "fsl,sec-v4.0-job-ring"; >> + reg = <0x3000 0x1000>; >> + interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>; >> + }; >> + }; >> + >> + dphy: dphy@30a00300 { >> + compatible = "fsl,imx8mq-mipi-dphy"; >> + reg = <0x30a00300 0x100>; >> + clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>; >> + clock-names = "phy_ref"; >> + assigned-clocks = <&clk IMX8MQ_CLK_DSI_PHY_REF>; >> + assigned-clock-parents = <&clk IMX8MQ_VIDEO_PLL1_OUT>; >> + assigned-clock-rates = <24000000>; >> + #phy-cells = <0>; >> + power-domains = <&pgc_mipi>; >> + status = "disabled"; >> + }; >> + >> + i2c1: i2c@30a20000 { >> + compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c"; >> + reg = <0x30a20000 0x10000>; >> + interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_I2C1_ROOT>; >> + #address-cells = <1>; >> + #size-cells = <0>; >> + status = "disabled"; >> + }; >> + >> + i2c2: i2c@30a30000 { >> + compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c"; >> + reg = <0x30a30000 0x10000>; >> + interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_I2C2_ROOT>; >> + #address-cells = <1>; >> + #size-cells = <0>; >> + status = "disabled"; >> + }; >> + >> + i2c3: i2c@30a40000 { >> + compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c"; >> + reg = <0x30a40000 0x10000>; >> + interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_I2C3_ROOT>; >> + #address-cells = <1>; >> + #size-cells = <0>; >> + status = "disabled"; >> + }; >> + >> + i2c4: i2c@30a50000 { >> + compatible = "fsl,imx8mq-i2c", "fsl,imx21-i2c"; >> + reg = <0x30a50000 0x10000>; >> + interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_I2C4_ROOT>; >> + #address-cells = <1>; >> + #size-cells = <0>; >> + status = "disabled"; >> + }; >> + >> + uart4: serial@30a60000 { >> + compatible = "fsl,imx8mq-uart", >> + "fsl,imx6q-uart"; >> + reg = <0x30a60000 0x10000>; >> + interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_UART4_ROOT>, >> + <&clk IMX8MQ_CLK_UART4_ROOT>; >> + clock-names = "ipg", "per"; >> + status = "disabled"; >> + }; >> + >> + usdhc1: mmc@30b40000 { >> + compatible = "fsl,imx8mq-usdhc", >> + "fsl,imx7d-usdhc"; >> + reg = <0x30b40000 0x10000>; >> + interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_DUMMY>, >> + <&clk IMX8MQ_CLK_NAND_USDHC_BUS>, >> + <&clk IMX8MQ_CLK_USDHC1_ROOT>; >> + clock-names = "ipg", "ahb", "per"; >> + assigned-clocks = <&clk IMX8MQ_CLK_USDHC1>; >> + assigned-clock-rates = <400000000>; >> + fsl,tuning-start-tap = <20>; >> + fsl,tuning-step = <2>; >> + bus-width = <4>; >> + status = "disabled"; >> + }; >> + >> + usdhc2: mmc@30b50000 { >> + compatible = "fsl,imx8mq-usdhc", >> + "fsl,imx7d-usdhc"; >> + reg = <0x30b50000 0x10000>; >> + interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_DUMMY>, >> + <&clk IMX8MQ_CLK_NAND_USDHC_BUS>, >> + <&clk IMX8MQ_CLK_USDHC2_ROOT>; >> + clock-names = "ipg", "ahb", "per"; >> + fsl,tuning-start-tap = <20>; >> + fsl,tuning-step = <2>; >> + bus-width = <4>; >> + status = "disabled"; >> + }; >> + >> + qspi0: spi@30bb0000 { >> + #address-cells = <1>; >> + #size-cells = <0>; >> + compatible = "fsl,imx8mq-qspi", "fsl,imx7d-qspi"; >> + reg = <0x30bb0000 0x10000>, >> + <0x08000000 0x10000000>; >> + reg-names = "QuadSPI", "QuadSPI-memory"; >> + interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_QSPI_ROOT>, >> + <&clk IMX8MQ_CLK_QSPI_ROOT>; >> + clock-names = "qspi_en", "qspi"; >> + status = "disabled"; >> + }; >> + >> + sdma1: sdma@30bd0000 { >> + compatible = "fsl,imx8mq-sdma","fsl,imx7d-sdma"; >> + reg = <0x30bd0000 0x10000>; >> + interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_SDMA1_ROOT>, >> + <&clk IMX8MQ_CLK_AHB>; >> + clock-names = "ipg", "ahb"; >> + #dma-cells = <3>; >> + fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin"; >> + }; >> + >> + fec1: ethernet@30be0000 { >> + compatible = "fsl,imx8mq-fec", "fsl,imx6sx-fec"; >> + reg = <0x30be0000 0x10000>; >> + interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>, >> + <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>, >> + <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_ENET1_ROOT>, >> + <&clk IMX8MQ_CLK_ENET1_ROOT>, >> + <&clk IMX8MQ_CLK_ENET_TIMER>, >> + <&clk IMX8MQ_CLK_ENET_REF>, >> + <&clk IMX8MQ_CLK_ENET_PHY_REF>; >> + clock-names = "ipg", "ahb", "ptp", >> + "enet_clk_ref", "enet_out"; >> + fsl,num-tx-queues = <3>; >> + fsl,num-rx-queues = <3>; >> + status = "disabled"; >> + }; >> + }; >> + >> + bus@32c00000 { /* AIPS4 */ >> + compatible = "fsl,imx8mq-aips-bus", "simple-bus"; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + ranges = <0x32c00000 0x32c00000 0x400000>; >> + >> + irqsteer: interrupt-controller@32e2d000 { >> + compatible = "fsl,imx8m-irqsteer", "fsl,imx-irqsteer"; >> + reg = <0x32e2d000 0x1000>; >> + interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_DISP_APB_ROOT>; >> + clock-names = "ipg"; >> + fsl,channel = <0>; >> + fsl,num-irqs = <64>; >> + interrupt-controller; >> + #interrupt-cells = <1>; >> + }; >> + }; >> + >> + gpu: gpu@38000000 { >> + compatible = "vivante,gc"; >> + reg = <0x38000000 0x40000>; >> + interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>; >> + clocks = <&clk IMX8MQ_CLK_GPU_ROOT>, >> + <&clk IMX8MQ_CLK_GPU_SHADER_DIV>, >> + <&clk IMX8MQ_CLK_GPU_AXI>, >> + <&clk IMX8MQ_CLK_GPU_AHB>; >> + clock-names = "core", "shader", "bus", "reg"; >> + assigned-clocks = <&clk IMX8MQ_CLK_GPU_CORE_SRC>, >> + <&clk IMX8MQ_CLK_GPU_SHADER_SRC>, >> + <&clk IMX8MQ_CLK_GPU_AXI>, >> + <&clk IMX8MQ_CLK_GPU_AHB>, >> + <&clk IMX8MQ_GPU_PLL_BYPASS>; >> + assigned-clock-parents = <&clk IMX8MQ_GPU_PLL_OUT>, >> + <&clk IMX8MQ_GPU_PLL_OUT>, >> + <&clk IMX8MQ_GPU_PLL_OUT>, >> + <&clk IMX8MQ_GPU_PLL_OUT>, >> + <&clk IMX8MQ_GPU_PLL>; >> + assigned-clock-rates = <800000000>, <800000000>, >> + <800000000>, <800000000>, <0>; >> + power-domains = <&pgc_gpu>; >> + }; >> + >> + usb_dwc3_0: usb@38100000 { >> + compatible = "fsl,imx8mq-dwc3", "snps,dwc3"; >> + reg = <0x38100000 0x10000>; >> + clocks = <&clk IMX8MQ_CLK_USB1_CTRL_ROOT>, >> + <&clk IMX8MQ_CLK_USB_CORE_REF>, >> + <&clk IMX8MQ_CLK_32K>; >> + clock-names = "bus_early", "ref", "suspend"; >> + assigned-clocks = <&clk IMX8MQ_CLK_USB_BUS>, >> + <&clk IMX8MQ_CLK_USB_CORE_REF>; >> + assigned-clock-parents = <&clk IMX8MQ_SYS2_PLL_500M>, >> + <&clk IMX8MQ_SYS1_PLL_100M>; >> + assigned-clock-rates = <500000000>, <100000000>; >> + interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>; >> + phys = <&usb3_phy0>, <&usb3_phy0>; >> + phy-names = "usb2-phy", "usb3-phy"; >> + power-domains = <&pgc_otg1>; >> + usb3-resume-missing-cas; >> + status = "disabled"; >> + }; >> + >> + usb3_phy0: usb-phy@381f0040 { >> + compatible = "fsl,imx8mq-usb-phy"; >> + reg = <0x381f0040 0x40>; >> + clocks = <&clk IMX8MQ_CLK_USB1_PHY_ROOT>; >> + clock-names = "phy"; >> + assigned-clocks = <&clk IMX8MQ_CLK_USB_PHY_REF>; >> + assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_100M>; >> + assigned-clock-rates = <100000000>; >> + #phy-cells = <0>; >> + status = "disabled"; >> + }; >> + >> + usb_dwc3_1: usb@38200000 { >> + compatible = "fsl,imx8mq-dwc3", "snps,dwc3"; >> + reg = <0x38200000 0x10000>; >> + clocks = <&clk IMX8MQ_CLK_USB2_CTRL_ROOT>, >> + <&clk IMX8MQ_CLK_USB_CORE_REF>, >> + <&clk IMX8MQ_CLK_32K>; >> + clock-names = "bus_early", "ref", "suspend"; >> + assigned-clocks = <&clk IMX8MQ_CLK_USB_BUS>, >> + <&clk IMX8MQ_CLK_USB_CORE_REF>; >> + assigned-clock-parents = <&clk IMX8MQ_SYS2_PLL_500M>, >> + <&clk IMX8MQ_SYS1_PLL_100M>; >> + assigned-clock-rates = <500000000>, <100000000>; >> + interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>; >> + phys = <&usb3_phy1>, <&usb3_phy1>; >> + phy-names = "usb2-phy", "usb3-phy"; >> + power-domains = <&pgc_otg2>; >> + usb3-resume-missing-cas; >> + status = "disabled"; >> + }; >> + >> + usb3_phy1: usb-phy@382f0040 { >> + compatible = "fsl,imx8mq-usb-phy"; >> + reg = <0x382f0040 0x40>; >> + clocks = <&clk IMX8MQ_CLK_USB2_PHY_ROOT>; >> + clock-names = "phy"; >> + assigned-clocks = <&clk IMX8MQ_CLK_USB_PHY_REF>; >> + assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_100M>; >> + assigned-clock-rates = <100000000>; >> + #phy-cells = <0>; >> + status = "disabled"; >> + }; >> + >> + pcie0: pcie@33800000 { >> + compatible = "fsl,imx8mq-pcie"; >> + reg = <0x33800000 0x400000>, >> + <0x1ff00000 0x80000>; >> + reg-names = "dbi", "config"; >> + #address-cells = <3>; >> + #size-cells = <2>; >> + device_type = "pci"; >> + bus-range = <0x00 0xff>; >> + ranges = <0x81000000 0 0x00000000 0x1ff80000 0 0x00010000 /* downstream I/O 64KB */ >> + 0x82000000 0 0x18000000 0x18000000 0 0x07f00000>; /* non-prefetchable memory */ >> + num-lanes = <1>; >> + num-viewport = <4>; >> + interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>; >> + interrupt-names = "msi"; >> + #interrupt-cells = <1>; >> + interrupt-map-mask = <0 0 0 0x7>; >> + interrupt-map = <0 0 0 1 &gic GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>, >> + <0 0 0 2 &gic GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>, >> + <0 0 0 3 &gic GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>, >> + <0 0 0 4 &gic GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>; >> + fsl,max-link-speed = <2>; >> + power-domains = <&pgc_pcie>; >> + resets = <&src IMX8MQ_RESET_PCIEPHY>, >> + <&src IMX8MQ_RESET_PCIE_CTRL_APPS_EN>, >> + <&src IMX8MQ_RESET_PCIE_CTRL_APPS_TURNOFF>; >> + reset-names = "pciephy", "apps", "turnoff"; >> + status = "disabled"; >> + }; >> + >> + pcie1: pcie@33c00000 { >> + compatible = "fsl,imx8mq-pcie"; >> + reg = <0x33c00000 0x400000>, >> + <0x27f00000 0x80000>; >> + reg-names = "dbi", "config"; >> + #address-cells = <3>; >> + #size-cells = <2>; >> + device_type = "pci"; >> + ranges = <0x81000000 0 0x00000000 0x27f80000 0 0x00010000 /* downstream I/O 64KB */ >> + 0x82000000 0 0x20000000 0x20000000 0 0x07f00000>; /* non-prefetchable memory */ >> + num-lanes = <1>; >> + num-viewport = <4>; >> + interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>; >> + interrupt-names = "msi"; >> + #interrupt-cells = <1>; >> + interrupt-map-mask = <0 0 0 0x7>; >> + interrupt-map = <0 0 0 1 &gic GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>, >> + <0 0 0 2 &gic GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>, >> + <0 0 0 3 &gic GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>, >> + <0 0 0 4 &gic GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>; >> + fsl,max-link-speed = <2>; >> + power-domains = <&pgc_pcie>; >> + resets = <&src IMX8MQ_RESET_PCIEPHY2>, >> + <&src IMX8MQ_RESET_PCIE2_CTRL_APPS_EN>, >> + <&src IMX8MQ_RESET_PCIE2_CTRL_APPS_TURNOFF>; >> + reset-names = "pciephy", "apps", "turnoff"; >> + status = "disabled"; >> + }; >> + >> + gic: interrupt-controller@38800000 { >> + compatible = "arm,gic-v3"; >> + reg = <0x38800000 0x10000>, /* GIC Dist */ >> + <0x38880000 0xc0000>, /* GICR */ >> + <0x31000000 0x2000>, /* GICC */ >> + <0x31010000 0x2000>, /* GICV */ >> + <0x31020000 0x2000>; /* GICH */ >> + #interrupt-cells = <3>; >> + interrupt-controller; >> + interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>; >> + interrupt-parent = <&gic>; >> + }; >> + >> + ddr-pmu@3d800000 { >> + compatible = "fsl,imx8mq-ddr-pmu", "fsl,imx8m-ddr-pmu"; >> + reg = <0x3d800000 0x400000>; >> + interrupt-parent = <&gic>; >> + interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>; >> + }; >> + }; >> +}; >> diff --git a/configs/imx8mq_evk_defconfig b/configs/imx8mq_evk_defconfig >> index f352f47ed5..523dbf895b 100644 >> --- a/configs/imx8mq_evk_defconfig >> +++ b/configs/imx8mq_evk_defconfig >> @@ -25,7 +25,7 @@ CONFIG_CMD_EXT4=y >> CONFIG_CMD_EXT4_WRITE=y >> CONFIG_CMD_FAT=y >> CONFIG_OF_CONTROL=y >> -CONFIG_DEFAULT_DEVICE_TREE="fsl-imx8mq-evk" >> +CONFIG_DEFAULT_DEVICE_TREE="imx8mq-evk" >> CONFIG_ENV_IS_IN_MMC=y >> CONFIG_SAVED_DRAM_TIMING_BASE=0x40000000 >> CONFIG_DM_GPIO=y >> diff --git a/include/configs/imx8mq_evk.h b/include/configs/imx8mq_evk.h >> index d4d8d20850..84fae34777 100644 >> --- a/include/configs/imx8mq_evk.h >> +++ b/include/configs/imx8mq_evk.h >> @@ -107,7 +107,7 @@ >> "fdt_addr=0x43000000\0" \ >> "fdt_high=0xffffffffffffffff\0" \ >> "boot_fdt=try\0" \ >> - "fdt_file=fsl-imx8mq-evk.dtb\0" \ >> + "fdt_file=imx8mq-evk.dtb\0" \ >> "initrd_addr=0x43800000\0" \ >> "initrd_high=0xffffffffffffffff\0" \ >> "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \ >> diff --git a/include/dt-bindings/clock/imx8mq-clock.h b/include/dt-bindings/clock/imx8mq-clock.h >> index 11dcafcfde..65463673d2 100644 >> --- a/include/dt-bindings/clock/imx8mq-clock.h >> +++ b/include/dt-bindings/clock/imx8mq-clock.h >> @@ -1,10 +1,7 @@ >> +/* SPDX-License-Identifier: GPL-2.0 */ >> /* >> * Copyright 2016 Freescale Semiconductor, Inc. >> * Copyright 2017 NXP >> - * >> - * This program is free software; you can redistribute it and/or modify >> - * it under the terms of the GNU General Public License version 2 as >> - * published by the Free Software Foundation. >> */ >> >> #ifndef __DT_BINDINGS_CLOCK_IMX8MQ_H >> @@ -148,465 +145,263 @@ >> >> /* BUS TYPE */ >> /* MAIN AXI */ >> -#define IMX8MQ_CLK_MAIN_AXI_SRC 103 >> -#define IMX8MQ_CLK_MAIN_AXI_CG 104 >> -#define IMX8MQ_CLK_MAIN_AXI_PRE_DIV 105 >> -#define IMX8MQ_CLK_MAIN_AXI_DIV 106 >> +#define IMX8MQ_CLK_MAIN_AXI 103 >> /* ENET AXI */ >> -#define IMX8MQ_CLK_ENET_AXI_SRC 107 >> -#define IMX8MQ_CLK_ENET_AXI_CG 108 >> -#define IMX8MQ_CLK_ENET_AXI_PRE_DIV 109 >> -#define IMX8MQ_CLK_ENET_AXI_DIV 110 >> +#define IMX8MQ_CLK_ENET_AXI 104 >> /* NAND_USDHC_BUS */ >> -#define IMX8MQ_CLK_NAND_USDHC_BUS_SRC 111 >> -#define IMX8MQ_CLK_NAND_USDHC_BUS_CG 112 >> -#define IMX8MQ_CLK_NAND_USDHC_BUS_PRE_DIV 113 >> -#define IMX8MQ_CLK_NAND_USDHC_BUS_DIV 114 >> +#define IMX8MQ_CLK_NAND_USDHC_BUS 105 >> /* VPU BUS */ >> -#define IMX8MQ_CLK_VPU_BUS_SRC 115 >> -#define IMX8MQ_CLK_VPU_BUS_CG 116 >> -#define IMX8MQ_CLK_VPU_BUS_PRE_DIV 117 >> -#define IMX8MQ_CLK_VPU_BUS_DIV 118 >> +#define IMX8MQ_CLK_VPU_BUS 106 >> /* DISP_AXI */ >> -#define IMX8MQ_CLK_DISP_AXI_SRC 119 >> -#define IMX8MQ_CLK_DISP_AXI_CG 120 >> -#define IMX8MQ_CLK_DISP_AXI_PRE_DIV 121 >> -#define IMX8MQ_CLK_DISP_AXI_DIV 122 >> +#define IMX8MQ_CLK_DISP_AXI 107 >> /* DISP APB */ >> -#define IMX8MQ_CLK_DISP_APB_SRC 123 >> -#define IMX8MQ_CLK_DISP_APB_CG 124 >> -#define IMX8MQ_CLK_DISP_APB_PRE_DIV 125 >> -#define IMX8MQ_CLK_DISP_APB_DIV 126 >> +#define IMX8MQ_CLK_DISP_APB 108 >> /* DISP RTRM */ >> -#define IMX8MQ_CLK_DISP_RTRM_SRC 127 >> -#define IMX8MQ_CLK_DISP_RTRM_CG 128 >> -#define IMX8MQ_CLK_DISP_RTRM_PRE_DIV 129 >> -#define IMX8MQ_CLK_DISP_RTRM_DIV 130 >> +#define IMX8MQ_CLK_DISP_RTRM 109 >> /* USB_BUS */ >> -#define IMX8MQ_CLK_USB_BUS_SRC 131 >> -#define IMX8MQ_CLK_USB_BUS_CG 132 >> -#define IMX8MQ_CLK_USB_BUS_PRE_DIV 133 >> -#define IMX8MQ_CLK_USB_BUS_DIV 134 >> +#define IMX8MQ_CLK_USB_BUS 110 >> /* GPU_AXI */ >> -#define IMX8MQ_CLK_GPU_AXI_SRC 135 >> -#define IMX8MQ_CLK_GPU_AXI_CG 136 >> -#define IMX8MQ_CLK_GPU_AXI_PRE_DIV 137 >> -#define IMX8MQ_CLK_GPU_AXI_DIV 138 >> +#define IMX8MQ_CLK_GPU_AXI 111 >> /* GPU_AHB */ >> -#define IMX8MQ_CLK_GPU_AHB_SRC 139 >> -#define IMX8MQ_CLK_GPU_AHB_CG 140 >> -#define IMX8MQ_CLK_GPU_AHB_PRE_DIV 141 >> -#define IMX8MQ_CLK_GPU_AHB_DIV 142 >> +#define IMX8MQ_CLK_GPU_AHB 112 >> /* NOC */ >> -#define IMX8MQ_CLK_NOC_SRC 143 >> -#define IMX8MQ_CLK_NOC_CG 144 >> -#define IMX8MQ_CLK_NOC_PRE_DIV 145 >> -#define IMX8MQ_CLK_NOC_DIV 146 >> +#define IMX8MQ_CLK_NOC 113 >> /* NOC_APB */ >> -#define IMX8MQ_CLK_NOC_APB_SRC 147 >> -#define IMX8MQ_CLK_NOC_APB_CG 148 >> -#define IMX8MQ_CLK_NOC_APB_PRE_DIV 149 >> -#define IMX8MQ_CLK_NOC_APB_DIV 150 >> +#define IMX8MQ_CLK_NOC_APB 115 >> >> /* AHB */ >> -#define IMX8MQ_CLK_AHB_SRC 151 >> -#define IMX8MQ_CLK_AHB_CG 152 >> -#define IMX8MQ_CLK_AHB_PRE_DIV 153 >> -#define IMX8MQ_CLK_AHB_DIV 154 >> +#define IMX8MQ_CLK_AHB 116 >> /* AUDIO AHB */ >> -#define IMX8MQ_CLK_AUDIO_AHB_SRC 155 >> -#define IMX8MQ_CLK_AUDIO_AHB_CG 156 >> -#define IMX8MQ_CLK_AUDIO_AHB_PRE_DIV 157 >> -#define IMX8MQ_CLK_AUDIO_AHB_DIV 158 >> +#define IMX8MQ_CLK_AUDIO_AHB 117 >> >> /* DRAM_ALT */ >> -#define IMX8MQ_CLK_DRAM_ALT_SRC 159 >> -#define IMX8MQ_CLK_DRAM_ALT_CG 160 >> -#define IMX8MQ_CLK_DRAM_ALT_PRE_DIV 161 >> -#define IMX8MQ_CLK_DRAM_ALT_DIV 162 >> +#define IMX8MQ_CLK_DRAM_ALT 118 >> /* DRAM APB */ >> -#define IMX8MQ_CLK_DRAM_APB_SRC 163 >> -#define IMX8MQ_CLK_DRAM_APB_CG 164 >> -#define IMX8MQ_CLK_DRAM_APB_PRE_DIV 165 >> -#define IMX8MQ_CLK_DRAM_APB_DIV 166 >> +#define IMX8MQ_CLK_DRAM_APB 119 >> /* VPU_G1 */ >> -#define IMX8MQ_CLK_VPU_G1_SRC 167 >> -#define IMX8MQ_CLK_VPU_G1_CG 168 >> -#define IMX8MQ_CLK_VPU_G1_PRE_DIV 169 >> -#define IMX8MQ_CLK_VPU_G1_DIV 170 >> +#define IMX8MQ_CLK_VPU_G1 120 >> /* VPU_G2 */ >> -#define IMX8MQ_CLK_VPU_G2_SRC 171 >> -#define IMX8MQ_CLK_VPU_G2_CG 172 >> -#define IMX8MQ_CLK_VPU_G2_PRE_DIV 173 >> -#define IMX8MQ_CLK_VPU_G2_DIV 174 >> +#define IMX8MQ_CLK_VPU_G2 121 >> /* DISP_DTRC */ >> -#define IMX8MQ_CLK_DISP_DTRC_SRC 175 >> -#define IMX8MQ_CLK_DISP_DTRC_CG 176 >> -#define IMX8MQ_CLK_DISP_DTRC_PRE_DIV 177 >> -#define IMX8MQ_CLK_DISP_DTRC_DIV 178 >> +#define IMX8MQ_CLK_DISP_DTRC 122 >> /* DISP_DC8000 */ >> -#define IMX8MQ_CLK_DISP_DC8000_SRC 179 >> -#define IMX8MQ_CLK_DISP_DC8000_CG 180 >> -#define IMX8MQ_CLK_DISP_DC8000_PRE_DIV 181 >> -#define IMX8MQ_CLK_DISP_DC8000_DIV 182 >> +#define IMX8MQ_CLK_DISP_DC8000 123 >> /* PCIE_CTRL */ >> -#define IMX8MQ_CLK_PCIE1_CTRL_SRC 183 >> -#define IMX8MQ_CLK_PCIE1_CTRL_CG 184 >> -#define IMX8MQ_CLK_PCIE1_CTRL_PRE_DIV 185 >> -#define IMX8MQ_CLK_PCIE1_CTRL_DIV 186 >> +#define IMX8MQ_CLK_PCIE1_CTRL 124 >> /* PCIE_PHY */ >> -#define IMX8MQ_CLK_PCIE1_PHY_SRC 187 >> -#define IMX8MQ_CLK_PCIE1_PHY_CG 188 >> -#define IMX8MQ_CLK_PCIE1_PHY_PRE_DIV 189 >> -#define IMX8MQ_CLK_PCIE1_PHY_DIV 190 >> +#define IMX8MQ_CLK_PCIE1_PHY 125 >> /* PCIE_AUX */ >> -#define IMX8MQ_CLK_PCIE1_AUX_SRC 191 >> -#define IMX8MQ_CLK_PCIE1_AUX_CG 192 >> -#define IMX8MQ_CLK_PCIE1_AUX_PRE_DIV 193 >> -#define IMX8MQ_CLK_PCIE1_AUX_DIV 194 >> +#define IMX8MQ_CLK_PCIE1_AUX 126 >> /* DC_PIXEL */ >> -#define IMX8MQ_CLK_DC_PIXEL_SRC 195 >> -#define IMX8MQ_CLK_DC_PIXEL_CG 196 >> -#define IMX8MQ_CLK_DC_PIXEL_PRE_DIV 197 >> -#define IMX8MQ_CLK_DC_PIXEL_DIV 198 >> +#define IMX8MQ_CLK_DC_PIXEL 127 >> /* LCDIF_PIXEL */ >> -#define IMX8MQ_CLK_LCDIF_PIXEL_SRC 199 >> -#define IMX8MQ_CLK_LCDIF_PIXEL_CG 200 >> -#define IMX8MQ_CLK_LCDIF_PIXEL_PRE_DIV 201 >> -#define IMX8MQ_CLK_LCDIF_PIXEL_DIV 202 >> +#define IMX8MQ_CLK_LCDIF_PIXEL 128 >> /* SAI1~6 */ >> -#define IMX8MQ_CLK_SAI1_SRC 203 >> -#define IMX8MQ_CLK_SAI1_CG 204 >> -#define IMX8MQ_CLK_SAI1_PRE_DIV 205 >> -#define IMX8MQ_CLK_SAI1_DIV 206 >> - >> -#define IMX8MQ_CLK_SAI2_SRC 207 >> -#define IMX8MQ_CLK_SAI2_CG 208 >> -#define IMX8MQ_CLK_SAI2_PRE_DIV 209 >> -#define IMX8MQ_CLK_SAI2_DIV 210 >> - >> -#define IMX8MQ_CLK_SAI3_SRC 211 >> -#define IMX8MQ_CLK_SAI3_CG 212 >> -#define IMX8MQ_CLK_SAI3_PRE_DIV 213 >> -#define IMX8MQ_CLK_SAI3_DIV 214 >> - >> -#define IMX8MQ_CLK_SAI4_SRC 215 >> -#define IMX8MQ_CLK_SAI4_CG 216 >> -#define IMX8MQ_CLK_SAI4_PRE_DIV 217 >> -#define IMX8MQ_CLK_SAI4_DIV 218 >> - >> -#define IMX8MQ_CLK_SAI5_SRC 219 >> -#define IMX8MQ_CLK_SAI5_CG 220 >> -#define IMX8MQ_CLK_SAI5_PRE_DIV 221 >> -#define IMX8MQ_CLK_SAI5_DIV 222 >> - >> -#define IMX8MQ_CLK_SAI6_SRC 223 >> -#define IMX8MQ_CLK_SAI6_CG 224 >> -#define IMX8MQ_CLK_SAI6_PRE_DIV 225 >> -#define IMX8MQ_CLK_SAI6_DIV 226 >> +#define IMX8MQ_CLK_SAI1 129 >> + >> +#define IMX8MQ_CLK_SAI2 130 >> + >> +#define IMX8MQ_CLK_SAI3 131 >> + >> +#define IMX8MQ_CLK_SAI4 132 >> + >> +#define IMX8MQ_CLK_SAI5 133 >> + >> +#define IMX8MQ_CLK_SAI6 134 >> /* SPDIF1 */ >> -#define IMX8MQ_CLK_SPDIF1_SRC 227 >> -#define IMX8MQ_CLK_SPDIF1_CG 228 >> -#define IMX8MQ_CLK_SPDIF1_PRE_DIV 229 >> -#define IMX8MQ_CLK_SPDIF1_DIV 230 >> +#define IMX8MQ_CLK_SPDIF1 135 >> /* SPDIF2 */ >> -#define IMX8MQ_CLK_SPDIF2_SRC 231 >> -#define IMX8MQ_CLK_SPDIF2_CG 232 >> -#define IMX8MQ_CLK_SPDIF2_PRE_DIV 233 >> -#define IMX8MQ_CLK_SPDIF2_DIV 234 >> +#define IMX8MQ_CLK_SPDIF2 136 >> /* ENET_REF */ >> -#define IMX8MQ_CLK_ENET_REF_SRC 235 >> -#define IMX8MQ_CLK_ENET_REF_CG 236 >> -#define IMX8MQ_CLK_ENET_REF_PRE_DIV 237 >> -#define IMX8MQ_CLK_ENET_REF_DIV 238 >> +#define IMX8MQ_CLK_ENET_REF 137 >> /* ENET_TIMER */ >> -#define IMX8MQ_CLK_ENET_TIMER_SRC 239 >> -#define IMX8MQ_CLK_ENET_TIMER_CG 240 >> -#define IMX8MQ_CLK_ENET_TIMER_PRE_DIV 241 >> -#define IMX8MQ_CLK_ENET_TIMER_DIV 242 >> +#define IMX8MQ_CLK_ENET_TIMER 138 >> /* ENET_PHY */ >> -#define IMX8MQ_CLK_ENET_PHY_REF_SRC 243 >> -#define IMX8MQ_CLK_ENET_PHY_REF_CG 244 >> -#define IMX8MQ_CLK_ENET_PHY_REF_PRE_DIV 245 >> -#define IMX8MQ_CLK_ENET_PHY_REF_DIV 246 >> +#define IMX8MQ_CLK_ENET_PHY_REF 139 >> /* NAND */ >> -#define IMX8MQ_CLK_NAND_SRC 247 >> -#define IMX8MQ_CLK_NAND_CG 248 >> -#define IMX8MQ_CLK_NAND_PRE_DIV 249 >> -#define IMX8MQ_CLK_NAND_DIV 250 >> +#define IMX8MQ_CLK_NAND 140 >> /* QSPI */ >> -#define IMX8MQ_CLK_QSPI_SRC 251 >> -#define IMX8MQ_CLK_QSPI_CG 252 >> -#define IMX8MQ_CLK_QSPI_PRE_DIV 253 >> -#define IMX8MQ_CLK_QSPI_DIV 254 >> +#define IMX8MQ_CLK_QSPI 141 >> /* USDHC1 */ >> -#define IMX8MQ_CLK_USDHC1_SRC 255 >> -#define IMX8MQ_CLK_USDHC1_CG 256 >> -#define IMX8MQ_CLK_USDHC1_PRE_DIV 257 >> -#define IMX8MQ_CLK_USDHC1_DIV 258 >> +#define IMX8MQ_CLK_USDHC1 142 >> /* USDHC2 */ >> -#define IMX8MQ_CLK_USDHC2_SRC 259 >> -#define IMX8MQ_CLK_USDHC2_CG 260 >> -#define IMX8MQ_CLK_USDHC2_PRE_DIV 261 >> -#define IMX8MQ_CLK_USDHC2_DIV 262 >> +#define IMX8MQ_CLK_USDHC2 143 >> /* I2C1 */ >> -#define IMX8MQ_CLK_I2C1_SRC 263 >> -#define IMX8MQ_CLK_I2C1_CG 264 >> -#define IMX8MQ_CLK_I2C1_PRE_DIV 265 >> -#define IMX8MQ_CLK_I2C1_DIV 266 >> +#define IMX8MQ_CLK_I2C1 144 >> /* I2C2 */ >> -#define IMX8MQ_CLK_I2C2_SRC 267 >> -#define IMX8MQ_CLK_I2C2_CG 268 >> -#define IMX8MQ_CLK_I2C2_PRE_DIV 269 >> -#define IMX8MQ_CLK_I2C2_DIV 270 >> +#define IMX8MQ_CLK_I2C2 145 >> /* I2C3 */ >> -#define IMX8MQ_CLK_I2C3_SRC 271 >> -#define IMX8MQ_CLK_I2C3_CG 272 >> -#define IMX8MQ_CLK_I2C3_PRE_DIV 273 >> -#define IMX8MQ_CLK_I2C3_DIV 274 >> +#define IMX8MQ_CLK_I2C3 146 >> /* I2C4 */ >> -#define IMX8MQ_CLK_I2C4_SRC 275 >> -#define IMX8MQ_CLK_I2C4_CG 276 >> -#define IMX8MQ_CLK_I2C4_PRE_DIV 277 >> -#define IMX8MQ_CLK_I2C4_DIV 278 >> +#define IMX8MQ_CLK_I2C4 147 >> /* UART1 */ >> -#define IMX8MQ_CLK_UART1_SRC 279 >> -#define IMX8MQ_CLK_UART1_CG 280 >> -#define IMX8MQ_CLK_UART1_PRE_DIV 281 >> -#define IMX8MQ_CLK_UART1_DIV 282 >> +#define IMX8MQ_CLK_UART1 148 >> /* UART2 */ >> -#define IMX8MQ_CLK_UART2_SRC 283 >> -#define IMX8MQ_CLK_UART2_CG 284 >> -#define IMX8MQ_CLK_UART2_PRE_DIV 285 >> -#define IMX8MQ_CLK_UART2_DIV 286 >> +#define IMX8MQ_CLK_UART2 149 >> /* UART3 */ >> -#define IMX8MQ_CLK_UART3_SRC 287 >> -#define IMX8MQ_CLK_UART3_CG 288 >> -#define IMX8MQ_CLK_UART3_PRE_DIV 289 >> -#define IMX8MQ_CLK_UART3_DIV 290 >> +#define IMX8MQ_CLK_UART3 150 >> /* UART4 */ >> -#define IMX8MQ_CLK_UART4_SRC 291 >> -#define IMX8MQ_CLK_UART4_CG 292 >> -#define IMX8MQ_CLK_UART4_PRE_DIV 293 >> -#define IMX8MQ_CLK_UART4_DIV 294 >> +#define IMX8MQ_CLK_UART4 151 >> /* USB_CORE_REF */ >> -#define IMX8MQ_CLK_USB_CORE_REF_SRC 295 >> -#define IMX8MQ_CLK_USB_CORE_REF_CG 296 >> -#define IMX8MQ_CLK_USB_CORE_REF_PRE_DIV 297 >> -#define IMX8MQ_CLK_USB_CORE_REF_DIV 298 >> +#define IMX8MQ_CLK_USB_CORE_REF 152 >> /* USB_PHY_REF */ >> -#define IMX8MQ_CLK_USB_PHY_REF_SRC 299 >> -#define IMX8MQ_CLK_USB_PHY_REF_CG 300 >> -#define IMX8MQ_CLK_USB_PHY_REF_PRE_DIV 301 >> -#define IMX8MQ_CLK_USB_PHY_REF_DIV 302 >> +#define IMX8MQ_CLK_USB_PHY_REF 153 >> /* ECSPI1 */ >> -#define IMX8MQ_CLK_ECSPI1_SRC 303 >> -#define IMX8MQ_CLK_ECSPI1_CG 304 >> -#define IMX8MQ_CLK_ECSPI1_PRE_DIV 305 >> -#define IMX8MQ_CLK_ECSPI1_DIV 306 >> +#define IMX8MQ_CLK_ECSPI1 154 >> /* ECSPI2 */ >> -#define IMX8MQ_CLK_ECSPI2_SRC 307 >> -#define IMX8MQ_CLK_ECSPI2_CG 308 >> -#define IMX8MQ_CLK_ECSPI2_PRE_DIV 309 >> -#define IMX8MQ_CLK_ECSPI2_DIV 310 >> +#define IMX8MQ_CLK_ECSPI2 155 >> /* PWM1 */ >> -#define IMX8MQ_CLK_PWM1_SRC 311 >> -#define IMX8MQ_CLK_PWM1_CG 312 >> -#define IMX8MQ_CLK_PWM1_PRE_DIV 313 >> -#define IMX8MQ_CLK_PWM1_DIV 314 >> +#define IMX8MQ_CLK_PWM1 156 >> /* PWM2 */ >> -#define IMX8MQ_CLK_PWM2_SRC 315 >> -#define IMX8MQ_CLK_PWM2_CG 316 >> -#define IMX8MQ_CLK_PWM2_PRE_DIV 317 >> -#define IMX8MQ_CLK_PWM2_DIV 318 >> +#define IMX8MQ_CLK_PWM2 157 >> /* PWM3 */ >> -#define IMX8MQ_CLK_PWM3_SRC 319 >> -#define IMX8MQ_CLK_PWM3_CG 320 >> -#define IMX8MQ_CLK_PWM3_PRE_DIV 321 >> -#define IMX8MQ_CLK_PWM3_DIV 322 >> +#define IMX8MQ_CLK_PWM3 158 >> /* PWM4 */ >> -#define IMX8MQ_CLK_PWM4_SRC 323 >> -#define IMX8MQ_CLK_PWM4_CG 324 >> -#define IMX8MQ_CLK_PWM4_PRE_DIV 325 >> -#define IMX8MQ_CLK_PWM4_DIV 326 >> +#define IMX8MQ_CLK_PWM4 159 >> /* GPT1 */ >> -#define IMX8MQ_CLK_GPT1_SRC 327 >> -#define IMX8MQ_CLK_GPT1_CG 328 >> -#define IMX8MQ_CLK_GPT1_PRE_DIV 329 >> -#define IMX8MQ_CLK_GPT1_DIV 330 >> +#define IMX8MQ_CLK_GPT1 160 >> /* WDOG */ >> -#define IMX8MQ_CLK_WDOG_SRC 331 >> -#define IMX8MQ_CLK_WDOG_CG 332 >> -#define IMX8MQ_CLK_WDOG_PRE_DIV 333 >> -#define IMX8MQ_CLK_WDOG_DIV 334 >> +#define IMX8MQ_CLK_WDOG 161 >> /* WRCLK */ >> -#define IMX8MQ_CLK_WRCLK_SRC 335 >> -#define IMX8MQ_CLK_WRCLK_CG 336 >> -#define IMX8MQ_CLK_WRCLK_PRE_DIV 337 >> -#define IMX8MQ_CLK_WRCLK_DIV 338 >> +#define IMX8MQ_CLK_WRCLK 162 >> /* DSI_CORE */ >> -#define IMX8MQ_CLK_DSI_CORE_SRC 339 >> -#define IMX8MQ_CLK_DSI_CORE_CG 340 >> -#define IMX8MQ_CLK_DSI_CORE_PRE_DIV 341 >> -#define IMX8MQ_CLK_DSI_CORE_DIV 342 >> +#define IMX8MQ_CLK_DSI_CORE 163 >> /* DSI_PHY */ >> -#define IMX8MQ_CLK_DSI_PHY_REF_SRC 343 >> -#define IMX8MQ_CLK_DSI_PHY_REF_CG 344 >> -#define IMX8MQ_CLK_DSI_PHY_REF_PRE_DIV 345 >> -#define IMX8MQ_CLK_DSI_PHY_REF_DIV 346 >> +#define IMX8MQ_CLK_DSI_PHY_REF 164 >> /* DSI_DBI */ >> -#define IMX8MQ_CLK_DSI_DBI_SRC 347 >> -#define IMX8MQ_CLK_DSI_DBI_CG 348 >> -#define IMX8MQ_CLK_DSI_DBI_PRE_DIV 349 >> -#define IMX8MQ_CLK_DSI_DBI_DIV 350 >> +#define IMX8MQ_CLK_DSI_DBI 165 >> /*DSI_ESC */ >> -#define IMX8MQ_CLK_DSI_ESC_SRC 351 >> -#define IMX8MQ_CLK_DSI_ESC_CG 352 >> -#define IMX8MQ_CLK_DSI_ESC_PRE_DIV 353 >> -#define IMX8MQ_CLK_DSI_ESC_DIV 354 >> +#define IMX8MQ_CLK_DSI_ESC 166 >> /* CSI1_CORE */ >> -#define IMX8MQ_CLK_CSI1_CORE_SRC 355 >> -#define IMX8MQ_CLK_CSI1_CORE_CG 356 >> -#define IMX8MQ_CLK_CSI1_CORE_PRE_DIV 357 >> -#define IMX8MQ_CLK_CSI1_CORE_DIV 358 >> +#define IMX8MQ_CLK_CSI1_CORE 167 >> /* CSI1_PHY */ >> -#define IMX8MQ_CLK_CSI1_PHY_REF_SRC 359 >> -#define IMX8MQ_CLK_CSI1_PHY_REF_CG 360 >> -#define IMX8MQ_CLK_CSI1_PHY_REF_PRE_DIV 361 >> -#define IMX8MQ_CLK_CSI1_PHY_REF_DIV 362 >> +#define IMX8MQ_CLK_CSI1_PHY_REF 168 >> /* CSI_ESC */ >> -#define IMX8MQ_CLK_CSI1_ESC_SRC 363 >> -#define IMX8MQ_CLK_CSI1_ESC_CG 364 >> -#define IMX8MQ_CLK_CSI1_ESC_PRE_DIV 365 >> -#define IMX8MQ_CLK_CSI1_ESC_DIV 366 >> +#define IMX8MQ_CLK_CSI1_ESC 169 >> /* CSI2_CORE */ >> -#define IMX8MQ_CLK_CSI2_CORE_SRC 367 >> -#define IMX8MQ_CLK_CSI2_CORE_CG 368 >> -#define IMX8MQ_CLK_CSI2_CORE_PRE_DIV 369 >> -#define IMX8MQ_CLK_CSI2_CORE_DIV 370 >> +#define IMX8MQ_CLK_CSI2_CORE 170 >> /* CSI2_PHY */ >> -#define IMX8MQ_CLK_CSI2_PHY_REF_SRC 371 >> -#define IMX8MQ_CLK_CSI2_PHY_REF_CG 372 >> -#define IMX8MQ_CLK_CSI2_PHY_REF_PRE_DIV 373 >> -#define IMX8MQ_CLK_CSI2_PHY_REF_DIV 374 >> +#define IMX8MQ_CLK_CSI2_PHY_REF 171 >> /* CSI2_ESC */ >> -#define IMX8MQ_CLK_CSI2_ESC_SRC 375 >> -#define IMX8MQ_CLK_CSI2_ESC_CG 376 >> -#define IMX8MQ_CLK_CSI2_ESC_PRE_DIV 377 >> -#define IMX8MQ_CLK_CSI2_ESC_DIV 378 >> +#define IMX8MQ_CLK_CSI2_ESC 172 >> /* PCIE2_CTRL */ >> -#define IMX8MQ_CLK_PCIE2_CTRL_SRC 379 >> -#define IMX8MQ_CLK_PCIE2_CTRL_CG 380 >> -#define IMX8MQ_CLK_PCIE2_CTRL_PRE_DIV 381 >> -#define IMX8MQ_CLK_PCIE2_CTRL_DIV 382 >> +#define IMX8MQ_CLK_PCIE2_CTRL 173 >> /* PCIE2_PHY */ >> -#define IMX8MQ_CLK_PCIE2_PHY_SRC 383 >> -#define IMX8MQ_CLK_PCIE2_PHY_CG 384 >> -#define IMX8MQ_CLK_PCIE2_PHY_PRE_DIV 385 >> -#define IMX8MQ_CLK_PCIE2_PHY_DIV 386 >> +#define IMX8MQ_CLK_PCIE2_PHY 174 >> /* PCIE2_AUX */ >> -#define IMX8MQ_CLK_PCIE2_AUX_SRC 387 >> -#define IMX8MQ_CLK_PCIE2_AUX_CG 388 >> -#define IMX8MQ_CLK_PCIE2_AUX_PRE_DIV 389 >> -#define IMX8MQ_CLK_PCIE2_AUX_DIV 390 >> +#define IMX8MQ_CLK_PCIE2_AUX 175 >> /* ECSPI3 */ >> -#define IMX8MQ_CLK_ECSPI3_SRC 391 >> -#define IMX8MQ_CLK_ECSPI3_CG 392 >> -#define IMX8MQ_CLK_ECSPI3_PRE_DIV 393 >> -#define IMX8MQ_CLK_ECSPI3_DIV 394 >> +#define IMX8MQ_CLK_ECSPI3 176 >> >> /* CCGR clocks */ >> -#define IMX8MQ_CLK_A53_ROOT 395 >> -#define IMX8MQ_CLK_DRAM_ROOT 396 >> -#define IMX8MQ_CLK_ECSPI1_ROOT 397 >> -#define IMX8MQ_CLK_ECSPI2_ROOT 398 >> -#define IMX8MQ_CLK_ECSPI3_ROOT 399 >> -#define IMX8MQ_CLK_ENET1_ROOT 400 >> -#define IMX8MQ_CLK_GPT1_ROOT 401 >> -#define IMX8MQ_CLK_I2C1_ROOT 402 >> -#define IMX8MQ_CLK_I2C2_ROOT 403 >> -#define IMX8MQ_CLK_I2C3_ROOT 404 >> -#define IMX8MQ_CLK_I2C4_ROOT 405 >> -#define IMX8MQ_CLK_M4_ROOT 406 >> -#define IMX8MQ_CLK_PCIE1_ROOT 407 >> -#define IMX8MQ_CLK_PCIE2_ROOT 408 >> -#define IMX8MQ_CLK_PWM1_ROOT 409 >> -#define IMX8MQ_CLK_PWM2_ROOT 410 >> -#define IMX8MQ_CLK_PWM3_ROOT 411 >> -#define IMX8MQ_CLK_PWM4_ROOT 412 >> -#define IMX8MQ_CLK_QSPI_ROOT 413 >> -#define IMX8MQ_CLK_SAI1_ROOT 414 >> -#define IMX8MQ_CLK_SAI2_ROOT 415 >> -#define IMX8MQ_CLK_SAI3_ROOT 416 >> -#define IMX8MQ_CLK_SAI4_ROOT 417 >> -#define IMX8MQ_CLK_SAI5_ROOT 418 >> -#define IMX8MQ_CLK_SAI6_ROOT 419 >> -#define IMX8MQ_CLK_UART1_ROOT 420 >> -#define IMX8MQ_CLK_UART2_ROOT 421 >> -#define IMX8MQ_CLK_UART3_ROOT 422 >> -#define IMX8MQ_CLK_UART4_ROOT 423 >> -#define IMX8MQ_CLK_USB1_CTRL_ROOT 424 >> -#define IMX8MQ_CLK_USB2_CTRL_ROOT 425 >> -#define IMX8MQ_CLK_USB1_PHY_ROOT 426 >> -#define IMX8MQ_CLK_USB2_PHY_ROOT 427 >> -#define IMX8MQ_CLK_USDHC1_ROOT 428 >> -#define IMX8MQ_CLK_USDHC2_ROOT 429 >> -#define IMX8MQ_CLK_WDOG1_ROOT 430 >> -#define IMX8MQ_CLK_WDOG2_ROOT 431 >> -#define IMX8MQ_CLK_WDOG3_ROOT 432 >> -#define IMX8MQ_CLK_GPU_ROOT 433 >> -#define IMX8MQ_CLK_HEVC_ROOT 434 >> -#define IMX8MQ_CLK_AVC_ROOT 435 >> -#define IMX8MQ_CLK_VP9_ROOT 436 >> -#define IMX8MQ_CLK_HEVC_INTER_ROOT 437 >> -#define IMX8MQ_CLK_DISP_ROOT 438 >> -#define IMX8MQ_CLK_HDMI_ROOT 439 >> -#define IMX8MQ_CLK_HDMI_PHY_ROOT 440 >> -#define IMX8MQ_CLK_VPU_DEC_ROOT 441 >> -#define IMX8MQ_CLK_CSI1_ROOT 442 >> -#define IMX8MQ_CLK_CSI2_ROOT 443 >> -#define IMX8MQ_CLK_RAWNAND_ROOT 444 >> -#define IMX8MQ_CLK_SDMA1_ROOT 445 >> -#define IMX8MQ_CLK_SDMA2_ROOT 446 >> -#define IMX8MQ_CLK_VPU_G1_ROOT 447 >> -#define IMX8MQ_CLK_VPU_G2_ROOT 448 >> +#define IMX8MQ_CLK_A53_ROOT 177 >> +#define IMX8MQ_CLK_DRAM_ROOT 178 >> +#define IMX8MQ_CLK_ECSPI1_ROOT 179 >> +#define IMX8MQ_CLK_ECSPI2_ROOT 180 >> +#define IMX8MQ_CLK_ECSPI3_ROOT 181 >> +#define IMX8MQ_CLK_ENET1_ROOT 182 >> +#define IMX8MQ_CLK_GPT1_ROOT 183 >> +#define IMX8MQ_CLK_I2C1_ROOT 184 >> +#define IMX8MQ_CLK_I2C2_ROOT 185 >> +#define IMX8MQ_CLK_I2C3_ROOT 186 >> +#define IMX8MQ_CLK_I2C4_ROOT 187 >> +#define IMX8MQ_CLK_M4_ROOT 188 >> +#define IMX8MQ_CLK_PCIE1_ROOT 189 >> +#define IMX8MQ_CLK_PCIE2_ROOT 190 >> +#define IMX8MQ_CLK_PWM1_ROOT 191 >> +#define IMX8MQ_CLK_PWM2_ROOT 192 >> +#define IMX8MQ_CLK_PWM3_ROOT 193 >> +#define IMX8MQ_CLK_PWM4_ROOT 194 >> +#define IMX8MQ_CLK_QSPI_ROOT 195 >> +#define IMX8MQ_CLK_SAI1_ROOT 196 >> +#define IMX8MQ_CLK_SAI2_ROOT 197 >> +#define IMX8MQ_CLK_SAI3_ROOT 198 >> +#define IMX8MQ_CLK_SAI4_ROOT 199 >> +#define IMX8MQ_CLK_SAI5_ROOT 200 >> +#define IMX8MQ_CLK_SAI6_ROOT 201 >> +#define IMX8MQ_CLK_UART1_ROOT 202 >> +#define IMX8MQ_CLK_UART2_ROOT 203 >> +#define IMX8MQ_CLK_UART3_ROOT 204 >> +#define IMX8MQ_CLK_UART4_ROOT 205 >> +#define IMX8MQ_CLK_USB1_CTRL_ROOT 206 >> +#define IMX8MQ_CLK_USB2_CTRL_ROOT 207 >> +#define IMX8MQ_CLK_USB1_PHY_ROOT 208 >> +#define IMX8MQ_CLK_USB2_PHY_ROOT 209 >> +#define IMX8MQ_CLK_USDHC1_ROOT 210 >> +#define IMX8MQ_CLK_USDHC2_ROOT 211 >> +#define IMX8MQ_CLK_WDOG1_ROOT 212 >> +#define IMX8MQ_CLK_WDOG2_ROOT 213 >> +#define IMX8MQ_CLK_WDOG3_ROOT 214 >> +#define IMX8MQ_CLK_GPU_ROOT 215 >> +#define IMX8MQ_CLK_HEVC_ROOT 216 >> +#define IMX8MQ_CLK_AVC_ROOT 217 >> +#define IMX8MQ_CLK_VP9_ROOT 218 >> +#define IMX8MQ_CLK_HEVC_INTER_ROOT 219 >> +#define IMX8MQ_CLK_DISP_ROOT 220 >> +#define IMX8MQ_CLK_HDMI_ROOT 221 >> +#define IMX8MQ_CLK_HDMI_PHY_ROOT 222 >> +#define IMX8MQ_CLK_VPU_DEC_ROOT 223 >> +#define IMX8MQ_CLK_CSI1_ROOT 224 >> +#define IMX8MQ_CLK_CSI2_ROOT 225 >> +#define IMX8MQ_CLK_RAWNAND_ROOT 226 >> +#define IMX8MQ_CLK_SDMA1_ROOT 227 >> +#define IMX8MQ_CLK_SDMA2_ROOT 228 >> +#define IMX8MQ_CLK_VPU_G1_ROOT 229 >> +#define IMX8MQ_CLK_VPU_G2_ROOT 230 >> >> /* SCCG PLL GATE */ >> -#define IMX8MQ_SYS1_PLL_OUT 449 >> -#define IMX8MQ_SYS2_PLL_OUT 450 >> -#define IMX8MQ_SYS3_PLL_OUT 451 >> -#define IMX8MQ_DRAM_PLL_OUT 452 >> - >> -#define IMX8MQ_GPT_3M_CLK 453 >> - >> -#define IMX8MQ_CLK_IPG_ROOT 454 >> -#define IMX8MQ_CLK_IPG_AUDIO_ROOT 455 >> -#define IMX8MQ_CLK_SAI1_IPG 456 >> -#define IMX8MQ_CLK_SAI2_IPG 457 >> -#define IMX8MQ_CLK_SAI3_IPG 458 >> -#define IMX8MQ_CLK_SAI4_IPG 459 >> -#define IMX8MQ_CLK_SAI5_IPG 460 >> -#define IMX8MQ_CLK_SAI6_IPG 461 >> +#define IMX8MQ_SYS1_PLL_OUT 231 >> +#define IMX8MQ_SYS2_PLL_OUT 232 >> +#define IMX8MQ_SYS3_PLL_OUT 233 >> +#define IMX8MQ_DRAM_PLL_OUT 234 >> + >> +#define IMX8MQ_GPT_3M_CLK 235 >> + >> +#define IMX8MQ_CLK_IPG_ROOT 236 >> +#define IMX8MQ_CLK_IPG_AUDIO_ROOT 237 >> +#define IMX8MQ_CLK_SAI1_IPG 238 >> +#define IMX8MQ_CLK_SAI2_IPG 239 >> +#define IMX8MQ_CLK_SAI3_IPG 240 >> +#define IMX8MQ_CLK_SAI4_IPG 241 >> +#define IMX8MQ_CLK_SAI5_IPG 242 >> +#define IMX8MQ_CLK_SAI6_IPG 243 >> >> /* DSI AHB/IPG clocks */ >> /* rxesc clock */ >> -#define IMX8MQ_CLK_DSI_AHB_SRC 462 >> -#define IMX8MQ_CLK_DSI_AHB_CG 463 >> -#define IMX8MQ_CLK_DSI_AHB_PRE_DIV 464 >> -#define IMX8MQ_CLK_DSI_AHB_DIV 465 >> +#define IMX8MQ_CLK_DSI_AHB 244 >> /* txesc clock */ >> -#define IMX8MQ_CLK_DSI_IPG_DIV 466 >> - >> -/* VIDEO2 PLL */ >> -#define IMX8MQ_VIDEO2_PLL1_REF_SEL 467 >> -#define IMX8MQ_VIDEO2_PLL1_REF_DIV 468 >> -#define IMX8MQ_VIDEO2_PLL1 469 >> -#define IMX8MQ_VIDEO2_PLL1_OUT 470 >> -#define IMX8MQ_VIDEO2_PLL1_OUT_DIV 471 >> -#define IMX8MQ_VIDEO2_PLL2 472 >> -#define IMX8MQ_VIDEO2_PLL2_DIV 473 >> -#define IMX8MQ_VIDEO2_PLL2_OUT 474 >> -#define IMX8MQ_CLK_TMU_ROOT 475 >> - >> -#define IMX8MQ_CLK_END 476 >> +#define IMX8MQ_CLK_DSI_IPG_DIV 245 >> + >> +#define IMX8MQ_CLK_TMU_ROOT 246 >> + >> +/* Display root clocks */ >> +#define IMX8MQ_CLK_DISP_AXI_ROOT 247 >> +#define IMX8MQ_CLK_DISP_APB_ROOT 248 >> +#define IMX8MQ_CLK_DISP_RTRM_ROOT 249 >> + >> +#define IMX8MQ_CLK_OCOTP_ROOT 250 >> + >> +#define IMX8MQ_CLK_DRAM_ALT_ROOT 251 >> +#define IMX8MQ_CLK_DRAM_CORE 252 >> + >> +#define IMX8MQ_CLK_MU_ROOT 253 >> +#define IMX8MQ_VIDEO2_PLL_OUT 254 >> + >> +#define IMX8MQ_CLK_CLKO2 255 >> + >> +#define IMX8MQ_CLK_NAND_USDHC_BUS_RAWNAND_CLK 256 >> + >> +#define IMX8MQ_CLK_CLKO1 257 >> +#define IMX8MQ_CLK_ARM 258 >> + >> +#define IMX8MQ_CLK_GPIO1_ROOT 259 >> +#define IMX8MQ_CLK_GPIO2_ROOT 260 >> +#define IMX8MQ_CLK_GPIO3_ROOT 261 >> +#define IMX8MQ_CLK_GPIO4_ROOT 262 >> +#define IMX8MQ_CLK_GPIO5_ROOT 263 >> + >> +#define IMX8MQ_CLK_SNVS_ROOT 264 >> +#define IMX8MQ_CLK_GIC 265 >> + >> +#define IMX8MQ_CLK_END 266 >> #endif /* __DT_BINDINGS_CLOCK_IMX8MQ_H */ >> -- >> 2.23.0 >> -- ===================================================================== DENX Software Engineering GmbH, Managing Director: Wolfgang Denk HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany Phone: +49-8142-66989-53 Fax: +49-8142-66989-80 Email: sbabic(a)denx.de =====================================================================

1 0

[U-Boot] Different build result for board "tbs2910" in gitlab-ci and azure
by Bin Meng 03 Nov '19

03 Nov '19

Hi Tom, When I build Simon's patches (the one I applied to u-boot-x86 today), I noticed that the build results for board "tbs2910" in gitlab-ci and azure are different. On gitlab-ci [1], the build fails with error message: arm: + tbs2910 +u-boot.imx exceeds file size limit: + limit: 0x5fc00 bytes + actual: 0x60c00 bytes + excess: 0x1000 bytes +make[1]: *** [u-boot.imx] Error 1 +make[1]: *** Deleting file 'u-boot.imx' +make: *** [sub-make] Error 2 125 331 1 /701 0:17:40 : tbs2910 On azure [2] job "Build the World imx6", the build succeeds: arm: w+ tbs2910 +===================== WARNING ====================== +This board does not use CONFIG_DM_VIDEO Please update +the board to use CONFIG_DM_VIDEO before the v2019.07 release. +Failure to update by the deadline may result in board removal. +See doc/driver-model/MIGRATION.txt for more info. +==================================================== +CONFIG_OF_EMBED is enabled. This option should only +be used for debugging purposes. Please use +CONFIG_OF_SEPARATE for boards in mainline. +See doc/README.fdt-control for more info. 6 24 0 /55 0:07:44 : tbs2910 I am not sure what might be the problem. Do you know what could be the cause? [1] https://gitlab.denx.de/u-boot/custodians/u-boot-x86/-/jobs/26524 [2] https://dev.azure.com/bmeng/GitHub/_build/results?buildId=135 Regards, Bin

3 5

[U-Boot] [PATCH v5 1/1] efi_loader: disk: install file system protocol to a whole disk
by Heinrich Schuchardt 02 Nov '19

02 Nov '19

From: AKASHI Takahiro <takahiro.akashi(a)linaro.org> Currently, a whole disk without any partitions is not associated with EFI_SIMPLE_FILE_SYSTEM_PROTOCOL. So even if it houses some file system, there is a chance that we may not be able to access it, particularly, when accesses are to be attempted after searching that protocol against a device handle. With this patch, EFI_SIMPLE_FILE_SYSTEM_PROTOCOL is installed to such a disk if part_get_info() shows there is no partition table installed on it. Signed-off-by: AKASHI Takahiro <takahiro.akashi(a)linaro.org> Only if no partition table exists, check for a file system on disk level. Signed-off-by: Heinrich Schuchardt <xypron.glpk(a)gmx.de> --- lib/efi_loader/efi_disk.c | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/lib/efi_loader/efi_disk.c b/lib/efi_loader/efi_disk.c index 861fcaf374..ed7fb3f7d3 100644 --- a/lib/efi_loader/efi_disk.c +++ b/lib/efi_loader/efi_disk.c @@ -337,7 +337,9 @@ static efi_status_t efi_disk_add_dev( diskobj->dp); if (ret != EFI_SUCCESS) return ret; - if (part >= 1 && efi_fs_exists(desc, part)) { + /* partitions or whole disk without partitions */ + if ((part || desc->part_type == PART_TYPE_UNKNOWN) && + efi_fs_exists(desc, part)) { diskobj->volume = efi_simple_file_system(desc, part, diskobj->dp); ret = efi_add_protocol(&diskobj->header, -- 2.24.0.rc1

1 0