July 2014 - U-Boot

[U-Boot] [U-boot] question about nand_scan_bbt()
by TigerLiu＠via-alliance.com 18 Jul '14

18 Jul '14

Hi, Scott: I have a question about nand_scan_bbt() function in drivers/mtd/nand/nand_bbt.c . ...... len = (1 << this->bbt_erase_shift); // bbt_erase_shift = 18 (256KB) len += (len >> this->page_shift) * mtd->oobsize; buf = vmalloc(len); ...... Why does it need to allocate "1 block size + all pages' oob size in this block" . It seems other functions called in nand_scan_bbt() only needs a small buf ("one page size + its oob size"). Best wishes,

2 1

[U-Boot] Random number generator - why I need it
by Stanislav Vlasic 18 Jul '14

18 Jul '14

Hi, I'm using customized U-Boot 2011.03 (for Amlogic platform). What I need is solution for getting random number (on first boot) which will be written to ubootenv. Let's say I have 100 strings stored in string array of board file. On first boot I have to pick one random string from list and write it to ubootenv (range 0..99). Writing to ubootenv is not problem, problem is randomization. My current tries ended up in getting same number each time (2 different algorithms). Does anyone have solution for this? Keep in mind that my PCB does not have RTC battery and does not store time, so on each power on clock is back to default (1970). Thanx and best regards, Stanislav Vlasic

2 1

[U-Boot] uboot/odroid test report
by Daniel Drake 18 Jul '14

18 Jul '14

Hi, Thanks a lot for working on getting ODROID support upstream in uboot. I'm testing with v4 of your patches on uboot 2014.07 and ODROID-U2. I'd like to understand the SPL/BL2 situation a bit better. README.odroid says that we should use the blob from hardkernel. However, as far as I can see, this blob is generated by taking the first 14kb of hardkernel's u-boot.bin from 2012 and signing it. So, the suggestion of using hardkernel's bl2 (which I am following) seems odd. That means we run some early code from hardkernel's 2012 uboot and then magically jump into uboot-2014.07? That sounds fragile, unless this magic 14kb division is somehow represented in the output uboot binary too? I'm also curious that these patches run the SoC at 1000MHz. Isn't the SoC on these boards clocked at 1.7GHz? Does this 1000MHz carry over into Linux once booted, or does Linux re-clock it at a faster speed? Onto the testing - uboot loads and detects my u2 as a u3 (good). Booting into Linux, works but not quite - loads of memory corruption is detected during early boot. Easiest way to reproduce this is to take linux-next from today, then: # make exynos_defconfig Now enable CONFIG_DEBUG_PAGEALLOC and CONFIG_BLK_DEV_DRBD. Boot with exynos4412-odroidu3.dtb from the same kernel tree. During boot this happens: 13800000.serial: ttySAC0 at MMIO 0x13800000 (irq = 84, base_baud = 0) is a S3C6400/10 13810000.serial: ttySAC1 at MMIO 0x13810000 (irq = 85, base_baud = 0) is a S3C6400/10 console [ttySAC1] enabled brd: module loaded loop: module loaded pagealloc: memory corruption ffc10000: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ ffc10010: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ <<snip long memory dump>> CPU: 1 PID: 1 Comm: swapper/0 Not tainted 3.16.0-rc5-next-20140716-dirty #310 [<c0013f14>] (unwind_backtrace) from [<c00111f8>] (show_stack+0x10/0x14) [<c00111f8>] (show_stack) from [<c043c938>] (dump_stack+0x80/0xc0) [<c043c938>] (dump_stack) from [<c00b5314>] (kernel_map_pages+0x18c/0x1a0) [<c00b5314>] (kernel_map_pages) from [<c0086134>] (get_page_from_freelist.isra.73+0x27c/0x5d0) [<c0086134>] (get_page_from_freelist.isra.73) from [<c0086f8c>] (__alloc_pages_nodemask+0x128/0x978) [<c0086f8c>] (__alloc_pages_nodemask) from [<c05f1c28>] (drbd_init+0x278/0x418) [<c05f1c28>] (drbd_init) from [<c00088b0>] (do_one_initcall+0x8c/0x1c4) I don't think this is a DRBD problem because: - same kernel binary works on hardkernel uboot - with my actual product kernel, with DRBD disabled, I still get a load of memory corruption during early boot coming from other areas Any ideas? Can you reproduce? Thanks! Daniel

3 10

[U-Boot] [PATCH v2 0/3] spi, sf: add mtdparts feature to spi and sf commands
by Heiko Schocher 18 Jul '14

18 Jul '14

This patchserie add the popssibility to define mtd partitions on spi nor flash, and use this settings with the sf commands. steps: - add MTD layer driver for spi, original patch from: http://git.denx.de/?p=u-boot/u-boot-mips.git;a=commitdiff;h=bb246819cdc9049… and addapted it to current mainline. - move common functions to get offset and size from cmdline nand command to extract offset and size from a mtd partition to common place "drivers/mtd/mtd_uboot.c" maybe another place is better? - add to the sf command the possibility to use offset and size from the settings in mtdparts With this patchset, the sf command looks now: => sf sf - SPI flash sub-system Usage: sf probe [[bus:]cs] [hz] [mode] - init flash device on given SPI bus and chip select sf read addr offset|partition len - read `len' bytes starting at `offset' to memory at `addr' sf write addr offset|partition len - write `len' bytes from memory at `addr' to flash at `offset' sf erase offset|partition [+]len - erase `len' bytes from `offset' `+len' round up `len' to block size sf update addr offset|partition len - erase and write `len' bytes from memory at `addr' to flash at `offset' => for example "env" is defined in mtdparts: => sf read 13000000 env device 0 offset 0xd0000, size 0x10000 SF: 65536 bytes @ 0xd0000 Read: OK => There are the followings checkpatch warnings: CHECK: Alignment should match open parenthesis #153: FILE: common/cmd_nand.c:217: + if (arg_off(argv[2], &idx, &addr, &maxsize, &maxsize, + MTD_DEV_TYPE_NAND, nand_info[idx].size)) { CHECK: Alignment should match open parenthesis #179: FILE: common/cmd_nand.c:557: + if (arg_off(argv[3], &dev, &off, &size, &maxsize, + MTD_DEV_TYPE_NAND, nand_info[dev].size)) CHECK: Alignment should match open parenthesis #193: FILE: common/cmd_nand.c:576: + if (arg_off_size(argc - 3, argv + 3, &dev, &off, &size, + &maxsize, MTD_DEV_TYPE_NAND, total: 0 errors, 0 warnings, 3 checks, 361 lines checked NOTE: Ignored message types: COMPLEX_MACRO CONSIDER_KSTRTO MINMAX MULTISTATEMENT_MACRO_USE_DO_WHILE NETWORKING_BLOCK_COMMENT_STYLE USLEEP_RANGE 20140714_ml_mtdparts/0002-mtd-nand-move-common-functions-from-cmd_nand.c-to-co.patch has style problems, please review. I see not, why this warning pops up ... - changes for v2: - mtd-spi-add-MTD-layer-driver.patch - add comment from Daniel Schwierzeck: fix compile error from original patch with "static inline" rather than "static __maybe_unused" Cc: Scott Wood <scottwood(a)freescale.com> Cc: Tom Rini <trini(a)ti.com> Cc: Daniel Schwierzeck <daniel.schwierzeck(a)gmail.com> Cc: Jagannadha Sutradharudu Teki <jagannadh.teki(a)gmail.com> Daniel Schwierzeck (1): mtd, spi: add MTD layer driver Heiko Schocher (2): mtd, nand: move common functions from cmd_nand.c to common place spi, sf: use offset and size in sf cmd from mtdpartition README | 3 + common/cmd_nand.c | 140 ++++++++---------------------------------- common/cmd_onenand.c | 19 ++---- common/cmd_sf.c | 59 +++++++++--------- drivers/mtd/Makefile | 4 +- drivers/mtd/mtd_uboot.c | 114 ++++++++++++++++++++++++++++++++++ drivers/mtd/spi/Makefile | 1 + drivers/mtd/spi/sf_internal.h | 13 ++++ drivers/mtd/spi/sf_mtd.c | 104 +++++++++++++++++++++++++++++++ drivers/mtd/spi/sf_probe.c | 5 ++ include/linux/mtd/mtd.h | 7 +++ 11 files changed, 310 insertions(+), 159 deletions(-) create mode 100644 drivers/mtd/mtd_uboot.c create mode 100644 drivers/mtd/spi/sf_mtd.c -- 1.8.3.1

1 3

[U-Boot] ARM: 743626—An imprecise external abort, received while the processor enters WFI, may cause a processor deadlock
by Manyam 17 Jul '14

17 Jul '14

Please provide the patch or the fix for this issue. Im very new to the Memory Management. It would be very helpful for me if any one provides more Information. Some Workaround has been mentioned in the freescale errata document, but it looks like too high level and im not understanding it completely. -- View this message in context: http://u-boot.10912.n7.nabble.com/ARM-743626-An-imprecise-external-abort-re… Sent from the U-Boot mailing list archive at Nabble.com.

2 1

[U-Boot] Enabling multiple serial ports for OMAP3 EVM on u-boot 2014.04
by Lnijalin 17 Jul '14

17 Jul '14

Hi, I tried to make the multiple serials ports working for OMAP3 EVM on u-boot 2014.04. Below is the configuration file changes: 1. include/configs/omap3_evm_common.h #define CONFIG_CONS_INDEX 1 #define CONFIG_SERIAL1 1 /* UART1 on OMAP3 EVM */ #define CONFIG_SYS_NS16550_COM1 OMAP34XX_UART1 + #define CONFIG_SERIAL2 1 /* UART2 on OMAP3 EVM */ + #define CONFIG_SYS_NS16550_COM2 OMAP34XX_UART2 #define CONFIG_BAUDRATE 115200 But the changes are not effecting as the mdr1 register values are not changing. Below is the output for mdr1 register for UART1 and UART2 1. UART1==> md 4806a020 => 00000000 2. UART2==> md 4806c020 => 00000007 Can any one help me on configuring multiple ports at uboot. Thnaks, Lokesh -- View this message in context: http://u-boot.10912.n7.nabble.com/Enabling-multiple-serial-ports-for-OMAP3-… Sent from the U-Boot mailing list archive at Nabble.com.

1 0

[U-Boot] [PATCH] socfpga: timer actually counts down
by Pavel Machek 17 Jul '14

17 Jul '14

Timer on cyclone5 actually counts down. It took me a while to figure out, as timer counting in wrong direction actually _can_ be used, it just appears to tick at extremely high frequency in u-boot. The bug was introduced in commit 23ab7ee0ffa9d5efd0b4ad830befba306d24a327. Signed-off-by: Pavel Machek <pavel(a)denx.de> diff --git a/include/configs/socfpga_cyclone5.h b/include/configs/socfpga_cyclone5.h index c9c8e53..cc4f690 100644 --- a/include/configs/socfpga_cyclone5.h +++ b/include/configs/socfpga_cyclone5.h @@ -204,6 +204,7 @@ #else #define CONFIG_SYS_TIMER_RATE 25000000 #endif +#define CONFIG_SYS_TIMER_COUNTS_DOWN #define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMERBASE + 0x4) #define CONFIG_ENV_IS_NOWHERE -- (english) http://www.livejournal.com/~pavelmachek (cesky, pictures) http://atrey.karlin.mff.cuni.cz/~pavel/picture/horses/blog.html

4 3

[U-Boot] ARM: omap: Looking to dynamically setup ECC and nand settings during boot
by Jon Cormier 16 Jul '14

16 Jul '14

We have a product based on the 335x that has several different models where the only difference is the nand part. We would like to have a unified u-boot that can dynamically configure the nand's ECC, page size, block size, etc using a spi eeprom containing a model number. Both the UBL and u-boot image are stored in nand. We already do this in the kernel. Currently in the UBL all the nand information is setup in #defines during compile time which makes it hard to change at runtime. I am unsure how to go about changing this. Has anyone tried doing this dynamic setup? We are currently based off of the 2013.10 tag but will move forward if needed. -- Jonathan Cormier CriticalLink

3 5

[U-Boot] Please pull u-boot-sunxi.git/next
by Ian Campbell 16 Jul '14

16 Jul '14

Hi Tom Sending to you for #next in Albert's absence. The following changes since commit 23f23f23d509e8e873797884456070c8a47d72b2: socfpga: Relocate arch common functions away from board (2014-07-05 10:14:46 +0200) are available in the git repository at: git://git.denx.de/u-boot-sunxi.git next for you to fetch changes up to 799aff38dfc1b2d860ec8430572f9402d3ce9881: sunxi: Avoid unused variable warning. (2014-07-08 07:45:06 +0100) ---------------------------------------------------------------- Chen-Yu Tsai (1): sunxi: Add support for using MII phy-s with the GMAC nic Hans de Goede (8): sunxi: mksunxiboot: Fix loading of files with a size which is not a multiple of 4 sunxi: Fix u-boot-spl.lds to refer to .vectors sunxi: Remove mmc DMA support sunxi: Implement reset_cpu sunxi: Add sun4i support sunxi: Add sun5i support sunxi: Add emac glue, enable emac on the cubieboard sunxi: Add Ian Campbell and Hans de Goede as cubietruck board-maintainers Ian Campbell (1): sunxi: Avoid unused variable warning. Stefan Roese (1): net: Rename and cleanup sunxi (Allwinner) emac driver arch/arm/cpu/armv7/sunxi/Makefile | 4 + arch/arm/cpu/armv7/sunxi/board.c | 31 +++++- arch/arm/cpu/armv7/sunxi/cpu_info.c | 15 +++ arch/arm/cpu/armv7/sunxi/dram.c | 102 +++++++++++++++++++- arch/arm/cpu/armv7/sunxi/u-boot-spl.lds | 1 + arch/arm/include/asm/arch-sunxi/timer.h | 5 + board/sunxi/Makefile | 3 + board/sunxi/dram_a13_oli_micro.c | 32 +++++++ board/sunxi/dram_cubieboard.c | 31 ++++++ board/sunxi/dram_r7dongle.c | 31 ++++++ board/sunxi/gmac.c | 11 +++ boards.cfg | 7 +- drivers/mmc/sunxi_mmc.c | 141 ++-------------------------- drivers/net/Makefile | 2 +- drivers/net/{sunxi_wemac.c => sunxi_emac.c} | 140 ++++++++++++++------------- include/configs/sun4i.h | 23 +++++ include/configs/sun5i.h | 23 +++++ include/configs/sunxi-common.h | 8 +- include/netdev.h | 2 +- tools/mksunxiboot.c | 10 +- 20 files changed, 401 insertions(+), 221 deletions(-) create mode 100644 board/sunxi/dram_a13_oli_micro.c create mode 100644 board/sunxi/dram_cubieboard.c create mode 100644 board/sunxi/dram_r7dongle.c rename drivers/net/{sunxi_wemac.c => sunxi_emac.c} (78%) create mode 100644 include/configs/sun4i.h create mode 100644 include/configs/sun5i.h

2 3

[U-Boot] ARMv8 spin-table patches
by York Sun 16 Jul '14

16 Jul '14

Dear Albert, Wolfgang, Tom, I have seen some patches for PSCI. We don't have PSCI enabled on Freescale ARMv8 SoCs. Will spin-table patches be acceptable? York

4 6