October 2014 - U-Boot

[U-Boot] [PATCH 0/5] spi: sf: ICH SPI driver fix and SST25* changes
by Bin Meng 23 Oct '14

23 Oct '14

This series fix several bugs in current ICH SPI driver as well as adding byte program support for the SST25* flash. Note only SST25* flash params are updated in patch #4 and #5 as an example. Other flash parts are untouched but can be updated after checking all flash parts' datasheets. Simon, I can only test the ICH SPI driver with an ICH 7 compatible chipset. ICH 9 should work and it is appreciated if you could help testing and confirm it really does not break anything. Bin Meng (5): spi/ich.c: Fix a bug of reading from a non-64 bytes aligned address spi/ich.c: Set the rx operation mode for ich 7 spi: sf: Support byte program for sst spi flash sf: Update SST25* flash params of supported read commands sf: Update SST25* flash params of sector size & numbers drivers/mtd/spi/sf_internal.h | 2 ++ drivers/mtd/spi/sf_ops.c | 31 +++++++++++++++++++++++++++++++ drivers/mtd/spi/sf_params.c | 20 ++++++++++---------- drivers/mtd/spi/sf_probe.c | 8 ++++++-- drivers/spi/ich.c | 26 +++++++++++--------------- include/spi.h | 1 + include/spi_flash.h | 3 ++- 7 files changed, 63 insertions(+), 28 deletions(-) -- 1.8.2.1

1 0

[U-Boot] [PATCH 0/7] dm-serial: bug fix and refactoring and conversion of Uniphier serial
by Masahiro Yamada 23 Oct '14

23 Oct '14

1/7: bug fix of console serial 2/7 - 3/7: cleanup 4/7: prepare some Kconfig entries 5/7 - 7/7: convert UniPhier serial driver and some cleanups Simon, As I promised before, here is the conversion of driver/serial/serial_uniphier.c into driver model. It has taken some time because I have had a hard time to find 1/7 bug. BTW, lowlevel-debug patches were really helpful to debug driver-model serial. http://patchwork.ozlabs.org/patch/384612/ http://patchwork.ozlabs.org/patch/384615/ http://patchwork.ozlabs.org/patch/384613/ http://patchwork.ozlabs.org/patch/384611/ It is generally very difficult to test our boards in situations where UART is not working. This series uses: http://patchwork.ozlabs.org/patch/397088/ as a prerequisite. Masahiro Yamada (7): dm: serial: fix a bug of console putc serial: add static directive to local functions dm: serial: consolidate common code dm: add entries to Kconfig dm: serial: use Driver Model for UniPhier serial driver serial: uniphier: move CONFIG_UNIPHIER_SERIAL to Kconfig serial: remove uniphier_serial_initialize() call arch/arm/cpu/armv7/uniphier/ph1-ld4/Makefile | 1 + arch/arm/cpu/armv7/uniphier/ph1-ld4/platdevice.c | 15 ++ arch/arm/cpu/armv7/uniphier/ph1-pro4/Makefile | 1 + arch/arm/cpu/armv7/uniphier/ph1-pro4/platdevice.c | 15 ++ arch/arm/cpu/armv7/uniphier/ph1-sld8/Makefile | 1 + arch/arm/cpu/armv7/uniphier/ph1-sld8/platdevice.c | 15 ++ arch/arm/include/asm/arch-uniphier/platdevice.h | 24 +++ configs/ph1_ld4_defconfig | 3 + configs/ph1_pro4_defconfig | 3 + configs/ph1_sld8_defconfig | 3 + drivers/core/Kconfig | 6 + drivers/gpio/Kconfig | 6 + drivers/serial/Kconfig | 12 ++ drivers/serial/serial-uclass.c | 93 +++++----- drivers/serial/serial.c | 2 - drivers/serial/serial_ns16550.c | 21 +-- drivers/serial/serial_s3c24x0.c | 10 +- drivers/serial/serial_uniphier.c | 199 ++++++++-------------- include/common.h | 7 - include/configs/ph1_ld4.h | 6 +- include/configs/ph1_pro4.h | 6 +- include/configs/ph1_sld8.h | 6 +- include/configs/uniphier-common.h | 7 +- include/dm/platform_data/serial-uniphier.h | 18 ++ 24 files changed, 261 insertions(+), 219 deletions(-) create mode 100644 arch/arm/cpu/armv7/uniphier/ph1-ld4/platdevice.c create mode 100644 arch/arm/cpu/armv7/uniphier/ph1-pro4/platdevice.c create mode 100644 arch/arm/cpu/armv7/uniphier/ph1-sld8/platdevice.c create mode 100644 arch/arm/include/asm/arch-uniphier/platdevice.h create mode 100644 include/dm/platform_data/serial-uniphier.h -- 1.9.1

2 18

[U-Boot] [PATCH v2] sunxi: Add CONFIG_OLD_SUNXI_KERNEL_COMPAT Kconfig option
by Hans de Goede 23 Oct '14

23 Oct '14

Add a Kconfig option which users can select when they want to boot older kernels, e.g. the linux-sunxi 3.4 kernels. For now this just forces the pll5 "p" value to 1 (divide by 2) as that is what those kernels are hardcoded too, in the future this may enable further workarounds. Signed-off-by: Hans de Goede <hdegoede(a)redhat.com> -- Changes in v2: -s/CONFIG_OLD_KERNEL_COMPAT/CONFIG_OLD_SUNXI_KERNEL_COMPAT. -Move the code block setting P(1) for old kernels to where P gets cleared --- arch/arm/cpu/armv7/sunxi/dram.c | 4 ++++ board/sunxi/Kconfig | 7 +++++++ 2 files changed, 11 insertions(+) diff --git a/arch/arm/cpu/armv7/sunxi/dram.c b/arch/arm/cpu/armv7/sunxi/dram.c index 0cbcf57..3cf3cbf 100644 --- a/arch/arm/cpu/armv7/sunxi/dram.c +++ b/arch/arm/cpu/armv7/sunxi/dram.c @@ -262,6 +262,10 @@ static void mctl_setup_dram_clock(u32 clk, u32 mbus_clk) reg_val &= ~CCM_PLL5_CTRL_K_MASK; /* set K to 0 (x1) */ reg_val &= ~CCM_PLL5_CTRL_N_MASK; /* set N to 0 (x0) */ reg_val &= ~CCM_PLL5_CTRL_P_MASK; /* set P to 0 (x1) */ +#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT + /* Old kernels are hardcoded to P=1 (divide by 2) */ + reg_val |= CCM_PLL5_CTRL_P(1); +#endif if (clk >= 540 && clk < 552) { /* dram = 540MHz */ reg_val |= CCM_PLL5_CTRL_M(CCM_PLL5_CTRL_M_X(2)); diff --git a/board/sunxi/Kconfig b/board/sunxi/Kconfig index 121d7d0..fb650c0 100644 --- a/board/sunxi/Kconfig +++ b/board/sunxi/Kconfig @@ -20,6 +20,13 @@ config SYS_SOC config FDTFILE string "Default fdtfile env setting for this board" +config OLD_SUNXI_KERNEL_COMPAT + boolean "Enable workarounds for booting old kernels" + default n + ---help--- + Set this to enable various workarounds for old kernels, this results in + sub-optimal settings for newer kernels, only enable if needed. + config MMC0_CD_PIN string "Card detect pin for mmc0" default "" -- 2.1.0

2 1

[U-Boot] [PATCH] sun7i: Set CONFIG_ARMV7_SEC_BY_DEFAULT when CONFIG_OLD_KERNEL_COMPAT is set
by Hans de Goede 23 Oct '14

23 Oct '14

Old kernels cannot handle booting in non-secure (hyp) mode, so when CONFIG_OLD_KERNEL_COMPAT is set, also set CONFIG_ARMV7_SEC_BY_DEFAULT. Note that whether to booting secure or non-secure can always be overriden using the bootm_boot_mode environment variable. Signed-off-by: Hans de Goede <hdegoede(a)redhat.com> --- include/configs/sun7i.h | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/include/configs/sun7i.h b/include/configs/sun7i.h index 966cbd8..4a864b2 100644 --- a/include/configs/sun7i.h +++ b/include/configs/sun7i.h @@ -35,6 +35,10 @@ #define CONFIG_ARMV7_PSCI 1 #define CONFIG_ARMV7_PSCI_NR_CPUS 2 #define CONFIG_ARMV7_SECURE_BASE SUNXI_SRAM_B_BASE +#ifdef CONFIG_OLD_KERNEL_COMPAT +#define CONFIG_ARMV7_SEC_BY_DEFAULT 1 +#endif + #define CONFIG_SYS_CLK_FREQ 24000000 /* -- 2.1.0

3 5

[U-Boot] [PATCH v3] ARM: bootm: Allow booting in secure mode on hyp capable systems
by Hans de Goede 23 Oct '14

23 Oct '14

Older Linux kernels will not properly boot in hype mode, add support for a bootm_boot_mode environment variable, which when set to "sec" will cause u-boot to boot in secure mode even when build with non-sec (and hyp) support. Signed-off-by: Hans de Goede <hdegoede(a)redhat.com> Acked-by: Marc Zyngier <marc.zyngier(a)arm.com> Acked-by: Siarhei Siamashka <siarhei.siamashka(a)gmail.com> -- Changes in v2: -Allow changing the default boot mode to secure through defining CONFIG_ARMV7_SEC_BY_DEFAULT, this is useful for archs which have a Kconfig option for compatibility with older kernels Changes in v3: -Add an else at the end of the #ifdef NONSEC block so that if do_nonsec_entry fails we do not end up re-trying in secure mode --- arch/arm/lib/bootm.c | 31 ++++++++++++++++++++++++++----- 1 file changed, 26 insertions(+), 5 deletions(-) diff --git a/arch/arm/lib/bootm.c b/arch/arm/lib/bootm.c index 39fe7a1..25b941c 100644 --- a/arch/arm/lib/bootm.c +++ b/arch/arm/lib/bootm.c @@ -235,6 +235,26 @@ static void boot_prep_linux(bootm_headers_t *images) } } +#if defined(CONFIG_ARMV7_NONSEC) || defined(CONFIG_ARMV7_VIRT) +static bool boot_nonsec(void) +{ + char *s = getenv("bootm_boot_mode"); +#ifdef CONFIG_ARMV7_SEC_BY_DEFAULT + bool nonsec = false; +#else + bool nonsec = true; +#endif + + if (s && !strcmp(s, "sec")) + nonsec = false; + + if (s && !strcmp(s, "nonsec")) + nonsec = true; + + return nonsec; +} +#endif + /* Subcommand: GO */ static void boot_jump_linux(bootm_headers_t *images, int flag) { @@ -283,12 +303,13 @@ static void boot_jump_linux(bootm_headers_t *images, int flag) if (!fake) { #if defined(CONFIG_ARMV7_NONSEC) || defined(CONFIG_ARMV7_VIRT) - armv7_init_nonsec(); - secure_ram_addr(_do_nonsec_entry)(kernel_entry, - 0, machid, r2); -#else - kernel_entry(0, machid, r2); + if (boot_nonsec()) { + armv7_init_nonsec(); + secure_ram_addr(_do_nonsec_entry)(kernel_entry, + 0, machid, r2); + } else #endif + kernel_entry(0, machid, r2); } #endif } -- 2.1.0

1 0

[U-Boot] [PATCH v2] ARM: bootm: Allow booting in secure mode on hyp capable systems
by Hans de Goede 23 Oct '14

23 Oct '14

Older Linux kernels will not properly boot in hype mode, add support for a bootm_boot_mode environment variable, which when set to "sec" will cause u-boot to boot in secure mode even when build with non-sec (and hyp) support. Signed-off-by: Hans de Goede <hdegoede(a)redhat.com> Acked-by: Marc Zyngier <marc.zyngier(a)arm.com> Acked-by: Siarhei Siamashka <siarhei.siamashka(a)gmail.com> -- Changes in v2: -Allow changing the default boot mode to secure through defining CONFIG_ARMV7_SEC_BY_DEFAULT, this is useful for archs which have a Kconfig option for compatibility with older kernels --- arch/arm/lib/bootm.c | 31 ++++++++++++++++++++++++++----- 1 file changed, 26 insertions(+), 5 deletions(-) diff --git a/arch/arm/lib/bootm.c b/arch/arm/lib/bootm.c index 39fe7a1..ff0170a 100644 --- a/arch/arm/lib/bootm.c +++ b/arch/arm/lib/bootm.c @@ -235,6 +235,26 @@ static void boot_prep_linux(bootm_headers_t *images) } } +#if defined(CONFIG_ARMV7_NONSEC) || defined(CONFIG_ARMV7_VIRT) +static bool boot_nonsec(void) +{ + char *s = getenv("bootm_boot_mode"); +#ifdef CONFIG_ARMV7_SEC_BY_DEFAULT + bool nonsec = false; +#else + bool nonsec = true; +#endif + + if (s && !strcmp(s, "sec")) + nonsec = false; + + if (s && !strcmp(s, "nonsec")) + nonsec = true; + + return nonsec; +} +#endif + /* Subcommand: GO */ static void boot_jump_linux(bootm_headers_t *images, int flag) { @@ -283,12 +303,13 @@ static void boot_jump_linux(bootm_headers_t *images, int flag) if (!fake) { #if defined(CONFIG_ARMV7_NONSEC) || defined(CONFIG_ARMV7_VIRT) - armv7_init_nonsec(); - secure_ram_addr(_do_nonsec_entry)(kernel_entry, - 0, machid, r2); -#else - kernel_entry(0, machid, r2); + if (boot_nonsec()) { + armv7_init_nonsec(); + secure_ram_addr(_do_nonsec_entry)(kernel_entry, + 0, machid, r2); + } #endif + kernel_entry(0, machid, r2); } #endif } -- 2.1.0

2 4

[U-Boot] [PATCH] arm: socfpga: Add I2C support to SoCFPGA
by Stefan Roese 23 Oct '14

23 Oct '14

This patch adds I2C support for the SoCFPGA. Using the designware I2C controller driver. It supports all 4 I2C busses on the SoCFPGA. Signed-off-by: Stefan Roese <sr(a)denx.de> Cc: Marek Vasut <marex(a)denx.de> Cc: Vince Briders <vbridger(a)altera.com> Cc: Chin Liang See <clsee(a)altera.com> Cc: Dinh Nguyen <dinguyen(a)altera.com> --- include/configs/socfpga_common.h | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/include/configs/socfpga_common.h b/include/configs/socfpga_common.h index 49504dc..ba1e072 100644 --- a/include/configs/socfpga_common.h +++ b/include/configs/socfpga_common.h @@ -157,6 +157,28 @@ #define CONFIG_BAUDRATE 115200 /* + * I2C support + */ +#define CONFIG_HARD_I2C +#define CONFIG_DW_I2C +#define CONFIG_I2C_MULTI_BUS +#define CONFIG_SYS_I2C_BUS_MAX 4 +#define CONFIG_SYS_I2C_BASE SOCFPGA_I2C0_ADDRESS +#define CONFIG_SYS_I2C_BASE1 SOCFPGA_I2C1_ADDRESS +#define CONFIG_SYS_I2C_BASE2 SOCFPGA_I2C2_ADDRESS +#define CONFIG_SYS_I2C_BASE3 SOCFPGA_I2C3_ADDRESS +/* using standard mode which the speed up to 100Kb/s */ +#define CONFIG_SYS_I2C_SPEED 100000 +/* address of device when used as slave */ +#define CONFIG_SYS_I2C_SLAVE 0x02 +#ifndef __ASSEMBLY__ +/* clock supplied to I2C controller in unit of MHz */ +unsigned int cm_get_l4_sp_clk_hz(void); +#define IC_CLK (cm_get_l4_sp_clk_hz() / 1000000) +#endif +#define CONFIG_CMD_I2C + +/* * U-Boot environment */ #define CONFIG_SYS_CONSOLE_IS_IN_ENV -- 2.1.2

3 4

[U-Boot] [PATCH] ot1200: add sata support
by Christian Gmeiner 23 Oct '14

23 Oct '14

One of the possible boot devices can be sata. Signed-off-by: Christian Gmeiner <christian.gmeiner(a)gmail.com> --- board/bachmann/ot1200/ot1200.c | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/board/bachmann/ot1200/ot1200.c b/board/bachmann/ot1200/ot1200.c index 0d5ede5..6d51231 100644 --- a/board/bachmann/ot1200/ot1200.c +++ b/board/bachmann/ot1200/ot1200.c @@ -12,6 +12,7 @@ #include <malloc.h> #include <asm/arch/mx6-pins.h> #include <asm/imx-common/iomux-v3.h> +#include <asm/imx-common/sata.h> #include <asm/imx-common/mxc_i2c.h> #include <asm/imx-common/boot_mode.h> #include <asm/arch/crm_regs.h> @@ -225,6 +226,10 @@ int board_init(void) /* enable ecspi3 clocks */ enable_cspi_clock(1, 2); +#ifdef CONFIG_CMD_SATA + setup_sata(); +#endif + return 0; } -- 1.9.3

2 1

[U-Boot] [PATCH] mtd: nand: allow to skip BBT scanning during NAND inititialization
by Masahiro Yamada 23 Oct '14

23 Oct '14

Since commit ff94bc40af34 (mtd, ubi, ubifs: resync with Linux-3.14), chip->scan_bbt() is called at the end of nand_scan_tail(). It means the first read access happens immediately after the generic NAND initialization process. It causes a problem to some SoCs of UniPhier platform because some of their register values need to be fixed up after the general initialization procedure has been finished. Otherwise, read asccess fails. Such a fix-up is SoC-specific enough to be written in a board file rather than in driver code. One of possible and clean enough ways to work around this issue is postpone the BBT scanning until necessary fix-up is done in board_late_init() or somewhere else. CONFIG_MTD_NAND_SKIP_BBTSCAN, if enabled, allows to skip the BBT scanning at the end of nand_scan_tail(). Signed-off-by: Masahiro Yamada <yamada.m(a)jp.panasonic.com> Cc: Scott Wood <scottwood(a)freescale.com> --- If this patch is accepted, I will turn on this config option for my boards. drivers/mtd/nand/Kconfig | 13 +++++++++++++ drivers/mtd/nand/nand.c | 4 ++++ 2 files changed, 17 insertions(+) diff --git a/drivers/mtd/nand/Kconfig b/drivers/mtd/nand/Kconfig index 75c2c06..e9d133d 100644 --- a/drivers/mtd/nand/Kconfig +++ b/drivers/mtd/nand/Kconfig @@ -2,6 +2,19 @@ menu "NAND Device Support" if !SPL_BUILD +MTD_NAND_SKIP_BBTSCAN + bool "Skip BBT scanning" + help + The current implementation of nand_scan_tail() calls scan_bbt handler + at the end of itself to build a bad block table. It means the first + read access happens in the initizalization procedure. It causes a + problem on some SoCs that need some extra SoC-specific settings + before starting read/write access. + + If this option is enabled, bad block scanning is skipped during the + nand device initialization. You are resposible to build a bad block + table lator. + config NAND_DENALI bool "Support Denali NAND controller" help diff --git a/drivers/mtd/nand/nand.c b/drivers/mtd/nand/nand.c index 4cf4c1c..a249647 100644 --- a/drivers/mtd/nand/nand.c +++ b/drivers/mtd/nand/nand.c @@ -88,6 +88,10 @@ static void nand_init_chip(int i) mtd->priv = nand; nand->IO_ADDR_R = nand->IO_ADDR_W = (void __iomem *)base_addr; +#ifdef CONFIG_MTD_NAND_SKIP_BBTSCAN + nand->options |= NAND_SKIP_BBTSCAN; +#endif + if (board_nand_init(nand)) return; -- 1.9.1

1 0

[U-Boot] [PATCH v3 0/29] Introduce driver model support for SPI, SPI flash, cros_ec
by Simon Glass 23 Oct '14

23 Oct '14

Up until now driver model has not been used for any type of bus. Buses have some unique properties and needs, so we cannot claim that driver model can cover all the common cases unless we have converted a bus over to driver model. SPI is a reasonable choice for this next step. It has a fairly simple API and not too many dependencies. The main one is SPI flash so we may as well convert that also. Since the boards I test with have cros_ec I have also included that, for SPI only. The technique used is make use of driver model's supported data structures to hold information currently kept by each subsystem in a private data structure. Since 'struct spi_slave' relates to the slave device on the bus it is stored in the 'parent' data with each child device of the bus. Since 'struct spi_flash' is a standard interface used for each SPI flash driver, it is stored in the SPI FLash uclass's private data for each device. New defines are created to enable driver model for each subsystem. These are: CONFIG_DM_SPI CONFIG_DM_SPI_FLASH CONFIG_DM_CROS_EC This allows us to move some boards and drivers to driver model, while leaving others behind. A 'big bang' conversion of everything to driver model, even at a subsystem level, is never going to work. There is some cost in changing the uclass interface after it is created, so if you have limited time, please spend it reviewing the uclass interfaces in spi.h and spi_flash.h. These need to be supported by each driver, so changing them later may involve changing multiple drivers. To assist with the conversion of other SPI drivers, a README file is added to walk through the process. So far, sandbox, exynos and tegra drivers are converted over. As always, driver model patches are available at u-boot-dm.git branch 'working'. There is a branch for just this series called 'spi-working'. Changes in v3: - Add a cs_info() method to the driver model SPI API - Add a debug() in the probe method - Add a few more debug() statements - Add a function comment for sandbox_spi_get_emul() - Add a missing tab character - Add a uclass for a generic SPI device (for use with the 'sspi' command) - Add implementation/comment for the cs_info() method - Add missing comments to spi.h - Add new functions to iterate through device children - Add new patch to add a clarifying comment on struct udevice's seq member - Add new patch to add aliases for spi on tegra30 boards - Add new patch to allow parents to pass data to children during probe - Add new patch to convert Tegra SPI to driver model - Add spi.h header to 3 sh boards - Correct typo where 'slave' should say 'bus' - Expand SPI tests to cover compatibility functions - Fix two comment typos - Make sure the old device is both removed and unbound in 'sf probe' - Minor renames for clarity - Put the cs member back into spi_slave - Rebase to master - Remove the child_pre_probe() method which is no longer needed - Update for the new cs_info() method - Use a generic SPI device for the 'sspi command' - Use an explicit chip select value instead of reusing device sequence number - Word-wrap the first paragraph of the binding Changes in v2: - Add additional debug() statements - Add missing comments for struct spi_slave - Add spi.h header to dfu_sf.c - Adjust binding to avoid Linux-specific mentions - Adjust xfer() method for new API - Correct sandbox's xfer() method signature - Create a 'spi.bin' file for the SPI tests - Fix a typo in the commit message - Fix code nits from Daniel Schwierzeck - Fix comment on 'slave' parameter to match the parameter name - Fix typos reported by Jagannadha Sutradharudu Teki - Update for changes to exynos driver - Use 'bus' instead of 'dev' to distinguish bus from slave - Use 'bus' instead of 'dev' to make the API clearer Simon Glass (29): sandbox: dts: Add a SPI device and cros_ec device dm: core: Add functions for iterating through device children dm: core: Allow parents to pass data to children during probe dm: core: Add a clarifying comment on struct udevice's seq member dm: spi: Add a uclass for SPI dm: sandbox: Add a SPI emulation uclass dm: Remove spi_init() from board_r.c when using driver model dm: Add spi.h header to a few files dm: spi: Adjust cmd_spi to work with driver model dm: sandbox: spi: Move to driver model dm: spi: Rename soft_spi.c to soft_spi_legacy.c dm: spi: Remove SPI_INIT feature dm: spi: Add soft_spi implementation dm: exynos: Convert SPI to driver model dm: spi: Add documentation on how to convert over SPI drivers exynos: universal_c210: Move to driver model soft_spi sf: Tidy up public and private header files spi: Use error return value in sf_ops dm: sf: Add a uclass for SPI flash dm: Convert spi_flash_probe() and 'sf probe' to use driver model dm: sf: sandbox: Convert SPI flash driver to driver model dm: exynos: config: Use driver model for SPI flash dm: spi: Add tests dm: sf: Add tests for SPI flash dm: tegra: dts: Add aliases for spi on tegra30 boards dm: tegra: spi: Convert to driver model dm: cros_ec: Add support for driver model dm: sandbox: cros_ec: Move sandbox cros_ec to driver module dm: exynos: cros_ec: Move cros_ec_spi to driver model arch/arm/dts/exynos4210-universal_c210.dts | 13 + arch/arm/dts/exynos5250-snow.dts | 8 + arch/arm/dts/exynos5420-peach-pit.dts | 1 + arch/arm/dts/tegra20-trimslice.dts | 1 + arch/arm/dts/tegra30-beaver.dts | 1 + arch/arm/dts/tegra30-cardhu.dts | 1 + arch/arm/dts/tegra30-colibri.dts | 1 + arch/arm/include/asm/arch-tegra114/tegra114_spi.h | 41 -- arch/arm/include/asm/arch-tegra20/tegra20_sflash.h | 41 -- arch/arm/include/asm/arch-tegra20/tegra20_slink.h | 41 -- arch/sandbox/dts/sandbox.dts | 26 + arch/sandbox/include/asm/spi.h | 13 - arch/sandbox/include/asm/state.h | 2 +- board/buffalo/lsxl/lsxl.c | 3 +- board/compulab/common/eeprom.c | 2 +- board/nvidia/common/board.c | 3 +- board/renesas/sh7752evb/sh7752evb.c | 1 + board/renesas/sh7753evb/sh7753evb.c | 1 + board/renesas/sh7757lcr/sh7757lcr.c | 1 + board/samsung/common/board.c | 3 - board/samsung/universal_c210/universal.c | 52 -- common/board_r.c | 2 +- common/cmd_sf.c | 26 + common/cmd_spi.c | 39 +- common/cros_ec.c | 30 ++ common/env_sf.c | 1 + common/exports.c | 4 +- doc/device-tree-bindings/mtd/spi/spi-flash.txt | 25 + doc/device-tree-bindings/spi/soft-spi.txt | 34 ++ doc/driver-model/README.txt | 7 +- doc/driver-model/spi-howto.txt | 594 +++++++++++++++++++++ drivers/core/device.c | 36 +- drivers/dfu/dfu_sf.c | 1 + drivers/misc/cros_ec.c | 122 ++++- drivers/misc/cros_ec_sandbox.c | 99 +++- drivers/misc/cros_ec_spi.c | 68 ++- drivers/mtd/spi/Makefile | 7 +- drivers/mtd/spi/ramtron.c | 1 + drivers/mtd/spi/sandbox.c | 338 ++++++++++-- drivers/mtd/spi/sf-uclass.c | 63 +++ drivers/mtd/spi/sf_internal.h | 67 ++- drivers/mtd/spi/sf_params.c | 1 + drivers/mtd/spi/sf_probe.c | 154 ++++-- drivers/mtd/spi/spi_spl_load.c | 1 + drivers/spi/Makefile | 9 +- drivers/spi/exynos_spi.c | 513 +++++++----------- drivers/spi/fdt_spi.c | 186 ------- drivers/spi/sandbox_spi.c | 200 +++---- drivers/spi/soft_spi.c | 227 +++++--- drivers/spi/soft_spi_legacy.c | 176 ++++++ drivers/spi/spi-emul-uclass.c | 15 + drivers/spi/spi-uclass.c | 390 ++++++++++++++ drivers/spi/tegra114_spi.c | 254 ++++----- drivers/spi/tegra20_sflash.c | 238 +++++---- drivers/spi/tegra20_slink.c | 235 ++++---- drivers/spi/tegra_spi.h | 12 + include/configs/exynos-common.h | 2 + include/configs/peach-pit.h | 1 + include/configs/s5pc210_universal.h | 12 +- include/configs/sacsng.h | 1 - include/configs/sandbox.h | 5 +- include/configs/tegra-common-post.h | 2 +- include/configs/tegra-common.h | 2 + include/configs/zipitz2.h | 1 - include/cros_ec.h | 27 +- include/dm/device-internal.h | 13 + include/dm/device.h | 25 +- include/dm/uclass-id.h | 5 + include/spi.h | 299 ++++++++++- include/spi_flash.h | 127 +++-- test/dm/Makefile | 2 + test/dm/bus.c | 31 ++ test/dm/sf.c | 43 ++ test/dm/spi.c | 127 +++++ test/dm/test-dm.sh | 2 + test/dm/test.dts | 17 +- 76 files changed, 3703 insertions(+), 1472 deletions(-) delete mode 100644 arch/arm/include/asm/arch-tegra114/tegra114_spi.h delete mode 100644 arch/arm/include/asm/arch-tegra20/tegra20_sflash.h delete mode 100644 arch/arm/include/asm/arch-tegra20/tegra20_slink.h create mode 100644 doc/device-tree-bindings/mtd/spi/spi-flash.txt create mode 100644 doc/device-tree-bindings/spi/soft-spi.txt create mode 100644 doc/driver-model/spi-howto.txt create mode 100644 drivers/mtd/spi/sf-uclass.c delete mode 100644 drivers/spi/fdt_spi.c create mode 100644 drivers/spi/soft_spi_legacy.c create mode 100644 drivers/spi/spi-emul-uclass.c create mode 100644 drivers/spi/spi-uclass.c create mode 100644 drivers/spi/tegra_spi.h create mode 100644 test/dm/sf.c create mode 100644 test/dm/spi.c -- 2.1.0.rc2.206.gedb03e5

3 48