December 2009 - U-Boot

[U-Boot] [PATCH 2/3] Add board specific code for da850 EVM
by Sudhakar Rajashekhara 04 Jan '10

04 Jan '10

Provides initial support for TI OMAP-L138/DA850 SoC devices on a Logic PD EVM board. Provides: Initial boot and configuration. Support for i2c. UART support (console). Signed-off-by: Sudhakar Rajashekhara <sudhakar.raj(a)ti.com> --- board/davinci/da8xxevm/Makefile | 1 + board/davinci/da8xxevm/da850evm.c | 124 +++++++++++++++++++++++++++++++ include/asm-arm/arch-davinci/hardware.h | 1 + 3 files changed, 126 insertions(+), 0 deletions(-) create mode 100644 board/davinci/da8xxevm/da850evm.c diff --git a/board/davinci/da8xxevm/Makefile b/board/davinci/da8xxevm/Makefile index 45da94b..93dbcbb 100644 --- a/board/davinci/da8xxevm/Makefile +++ b/board/davinci/da8xxevm/Makefile @@ -28,6 +28,7 @@ include $(TOPDIR)/config.mk LIB = $(obj)lib$(BOARD).a COBJS-$(CONFIG_DA830_EVM) += da830evm.o +COBJS-$(CONFIG_DA850_EVM) += da850evm.o COBJS := $(sort $(COBJS-y)) diff --git a/board/davinci/da8xxevm/da850evm.c b/board/davinci/da8xxevm/da850evm.c new file mode 100644 index 0000000..92548e2 --- /dev/null +++ b/board/davinci/da8xxevm/da850evm.c @@ -0,0 +1,124 @@ +/* + * (C) Copyright 2009, Texas Instruments, Inc. http://www.ti.com/ + * + * Based on da830evm.c + * + * Copyright (C) 2007 Sergey Kubushyn <ksi(a)koi8.net> + * + * Parts are shamelessly stolen from various TI sources, original copyright + * follows: + * ----------------------------------------------------------------- + * + * Copyright (C) 2004 Texas Instruments. + * + * ---------------------------------------------------------------------------- + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. + * ---------------------------------------------------------------------------- + */ + +#include <common.h> +#include <i2c.h> +#include <asm/arch/hardware.h> +#include <asm/io.h> +#include "../common/misc.h" + +DECLARE_GLOBAL_DATA_PTR; + +#define pinmux &davinci_syscfg_regs->pinmux + +#ifdef CONFIG_SPI_FLASH +/* SPI0 pin muxer settings */ +const struct pinmux_config spi1_pins[] = { + { pinmux[5], 1, 1 }, + { pinmux[5], 1, 2 }, + { pinmux[5], 1, 4 }, + { pinmux[5], 1, 5 } +}; +#endif + +/* UART pin muxer settings */ +const struct pinmux_config uart_pins[] = { + { pinmux[0], 4, 6 }, + { pinmux[0], 4, 7 }, + { pinmux[4], 2, 4 }, + { pinmux[4], 2, 5 } +}; + +/* I2C pin muxer settings */ +const struct pinmux_config i2c_pins[] = { + { pinmux[4], 2, 2 }, + { pinmux[4], 2, 3 } +}; + +int board_init(void) +{ +#ifndef CONFIG_USE_IRQ + /* + * Mask all IRQs by clearing the global enable and setting + * the enable clear for all the 90 interrupts. + */ + + writel(0, &davinci_aintc_regs->ger); + + writel(0, &davinci_aintc_regs->hier); + + writel(0xffffffff, &davinci_aintc_regs->ecr1); + writel(0xffffffff, &davinci_aintc_regs->ecr2); + writel(0xffffffff, &davinci_aintc_regs->ecr3); +#endif + + /* arch number of the board */ + gd->bd->bi_arch_number = MACH_TYPE_DAVINCI_DA850_EVM; + + /* address of boot parameters */ + gd->bd->bi_boot_params = LINUX_BOOT_PARAM_ADDR; + + /* + * Power on required peripherals + * ARM does not have access by default to PSC0 and PSC1 + * assuming here that the DSP bootloader has set the IOPU + * such that PSC access is available to ARM + */ + lpsc_on(DAVINCI_LPSC_AEMIF); /* NAND, NOR */ + lpsc_on(DAVINCI_LPSC_SPI1); /* Serial Flash */ + lpsc_on(DAVINCI_LPSC_EMAC); /* image download */ + lpsc_on(DAVINCI_LPSC_UART2); /* console */ + lpsc_on(DAVINCI_LPSC_GPIO); + + /* setup the SUSPSRC for ARM to control emulation suspend */ + writel(readl(&davinci_syscfg_regs->suspsrc) & + ~(DAVINCI_SYSCFG_SUSPSRC_EMAC | DAVINCI_SYSCFG_SUSPSRC_I2C | + DAVINCI_SYSCFG_SUSPSRC_SPI1 | DAVINCI_SYSCFG_SUSPSRC_TIMER0 | + DAVINCI_SYSCFG_SUSPSRC_UART2), + &davinci_syscfg_regs->suspsrc); + +#ifdef CONFIG_SPI_FLASH + if (davinci_configure_pin_mux(spi1_pins, ARRAY_SIZE(spi1_pins)) != 0) + return 1; +#endif + + if (davinci_configure_pin_mux(uart_pins, ARRAY_SIZE(uart_pins)) != 0) + return 1; + + if (davinci_configure_pin_mux(i2c_pins, ARRAY_SIZE(i2c_pins)) != 0) + return 1; + + /* enable the console UART */ + writel((DAVINCI_UART_PWREMU_MGMT_FREE | DAVINCI_UART_PWREMU_MGMT_URRST | + DAVINCI_UART_PWREMU_MGMT_UTRST), + &davinci_uart2_ctrl_regs->pwremu_mgmt); + + return(0); +} diff --git a/include/asm-arm/arch-davinci/hardware.h b/include/asm-arm/arch-davinci/hardware.h index 81cc8ab..3520cf8 100644 --- a/include/asm-arm/arch-davinci/hardware.h +++ b/include/asm-arm/arch-davinci/hardware.h @@ -398,6 +398,7 @@ struct davinci_syscfg_regs { #define DAVINCI_SYSCFG_SUSPSRC_EMAC (1 << 5) #define DAVINCI_SYSCFG_SUSPSRC_I2C (1 << 16) #define DAVINCI_SYSCFG_SUSPSRC_SPI0 (1 << 21) +#define DAVINCI_SYSCFG_SUSPSRC_SPI1 (1 << 22) #define DAVINCI_SYSCFG_SUSPSRC_UART2 (1 << 20) #define DAVINCI_SYSCFG_SUSPSRC_TIMER0 (1 << 27) -- 1.5.6

3 5

[U-Boot] [PATCH] TI DaVinci: Driver for the davinci SPI controller
by Sudhakar Rajashekhara 04 Jan '10

04 Jan '10

From: Sekhar Nori <nsekhar(a)ti.com> This adds a driver for the SPI controller found on davinci based SoCs from Texas Instruments. Signed-off-by: Sekhar Nori <nsekhar(a)ti.com> Signed-off-by: Sudhakar Rajashekhara <sudhakar.raj(a)ti.com> --- drivers/spi/Makefile | 1 + drivers/spi/davinci_spi.c | 205 +++++++++++++++++++++++++++++++++++++++++++++ drivers/spi/davinci_spi.h | 84 ++++++++++++++++++ 3 files changed, 290 insertions(+), 0 deletions(-) create mode 100644 drivers/spi/davinci_spi.c create mode 100644 drivers/spi/davinci_spi.h diff --git a/drivers/spi/Makefile b/drivers/spi/Makefile index 824d8e7..07b9611 100644 --- a/drivers/spi/Makefile +++ b/drivers/spi/Makefile @@ -34,6 +34,7 @@ COBJS-$(CONFIG_MPC52XX_SPI) += mpc52xx_spi.o COBJS-$(CONFIG_MPC8XXX_SPI) += mpc8xxx_spi.o COBJS-$(CONFIG_MXC_SPI) += mxc_spi.o COBJS-$(CONFIG_SOFT_SPI) += soft_spi.o +COBJS-$(CONFIG_DAVINCI_SPI) += davinci_spi.o COBJS := $(COBJS-y) SRCS := $(COBJS:.o=.c) diff --git a/drivers/spi/davinci_spi.c b/drivers/spi/davinci_spi.c new file mode 100644 index 0000000..1c988bb --- /dev/null +++ b/drivers/spi/davinci_spi.c @@ -0,0 +1,205 @@ +/* + * Copyright (C) 2009 Texas Instruments Incorporated - http://www.ti.com/ + * + * Driver for SPI controller on DaVinci. Based on atmel_spi.c + * by Atmel Corporation + * + * Copyright (C) 2007 Atmel Corporation + * + * See file CREDITS for list of people who contributed to this + * project. + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License as + * published by the Free Software Foundation; either version 2 of + * the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 59 Temple Place, Suite 330, Boston, + * MA 02111-1307 USA + */ +#include <common.h> +#include <spi.h> +#include <malloc.h> + +#include <asm/io.h> + +#include <asm/arch/hardware.h> + +#include "davinci_spi.h" + +static unsigned int data1_reg_val; + +void spi_init() +{ + /* do nothing */ +} + +struct spi_slave *spi_setup_slave(unsigned int bus, unsigned int cs, + unsigned int max_hz, unsigned int mode) +{ + struct davinci_spi_slave *ds; + + ds = malloc(sizeof(struct davinci_spi_slave)); + if (!ds) + return NULL; + + ds->slave.bus = bus; + ds->slave.cs = cs; + ds->regs = (void *)CONFIG_SYS_SPI_BASE; + ds->freq = max_hz; + + return &ds->slave; +} + +void spi_free_slave(struct spi_slave *slave) +{ + struct davinci_spi_slave *ds = to_davinci_spi(slave); + + free(ds); +} + +int spi_claim_bus(struct spi_slave *slave) +{ + struct davinci_spi_slave *ds = to_davinci_spi(slave); + unsigned int scalar; + + /* Enable the SPI hardware */ + spi_writel(ds, GCR0, SPIGCR0_SPIRST_MASK); + udelay(1000); + spi_writel(ds, GCR0, SPIGCR0_SPIENA_MASK); + + /* Set master mode, powered up and not activated */ + spi_writel(ds, GCR1, SPIGCR1_MASTER_MASK | SPIGCR1_CLKMOD_MASK); + + /* CS, CLK, SIMO and SOMI are functional pins */ + spi_writel(ds, PC0, (SPIPC0_EN0FUN_MASK) | (SPIPC0_CLKFUN_MASK) | + (SPIPC0_DOFUN_MASK) | (SPIPC0_DIFUN_MASK)); + + /* setup format */ + scalar = ((CONFIG_SYS_SPI_CLK / ds->freq) - 1) & 0xFF; + + spi_writel(ds, FMT0, 8 | /* character length */ + (scalar << SPIFMT_PRESCALE_SHIFT) | + /* clock signal delayed by half clk cycle */ + (1 << SPIFMT_PHASE_SHIFT) | + /* clock low in idle state - Mode 0 */ + (0 << SPIFMT_POLARITY_SHIFT) | + /* MSB shifted out first */ + (0 << SPIFMT_SHIFTDIR_SHIFT)); + + /* hold cs active at end of transfer until explicitly de-asserted */ + data1_reg_val = (1 << SPIDAT1_CSHOLD_SHIFT) | + (slave->cs << SPIDAT1_CSNR_SHIFT); + spi_writel(ds, DAT1, data1_reg_val); + + /* + * Including a minor delay. No science here. Should be good even with + * no delay + */ + spi_writel(ds, DELAY, (50 << SPI_C2TDELAY_SHIFT) | + (50 << SPI_T2CDELAY_SHIFT)); + + /* default chip select register */ + spi_writel(ds, DEF, SPIDEF_CSDEF0_MASK); + + /* no interrupts */ + spi_writel(ds, INT0, 0); + spi_writel(ds, LVL, 0); + + /* enable SPI */ + spi_writel(ds, GCR1, spi_readl(ds, GCR1) | (SPIGCR1_SPIENA_MASK)); + + return 0; +} + +void spi_release_bus(struct spi_slave *slave) +{ + struct davinci_spi_slave *ds = to_davinci_spi(slave); + + /* Disable the SPI hardware */ + spi_writel(ds, GCR0, SPIGCR0_SPIRST_MASK); +} + +int spi_xfer(struct spi_slave *slave, unsigned int bitlen, + const void *dout, void *din, unsigned long flags) +{ + struct davinci_spi_slave *ds = to_davinci_spi(slave); + unsigned int len; + int ret, i; + const u8 *txp = dout; + u8 *rxp = din; + + ret = 0; + + if (bitlen == 0) + /* Finish any previously submitted transfers */ + goto out; + + /* + * It's not clear how non-8-bit-aligned transfers are supposed to be + * represented as a stream of bytes...this is a limitation of + * the current SPI interface - here we terminate on receiving such a + * transfer request. + */ + if (bitlen % 8) { + /* Errors always terminate an ongoing transfer */ + flags |= SPI_XFER_END; + goto out; + } + + len = bitlen / 8; + + /* do an empty read to clear the current contents */ + spi_readl(ds, BUF); + + /* keep writing and reading 1 byte until done */ + for (i = 0; i < len; i++) { + /* wait till TXFULL is asserted */ + while (spi_readl(ds, BUF) & (SPIBUF_TXFULL_MASK)); + + /* write the data */ + data1_reg_val &= ~0xFFFF; + if (txp) { + data1_reg_val |= *txp & 0xFF; + txp++; + } + + /* + * Write to DAT1 is required to keep the serial transfer going. + * We just terminate when we reach the end. + */ + if ((i == (len - 1)) && (flags & SPI_XFER_END)) { + /* clear CS hold */ + spi_writel(ds, DAT1, data1_reg_val & + ~(1 << SPIDAT1_CSHOLD_SHIFT)); + } else { + spi_writel(ds, DAT1, data1_reg_val); + } + + /* read the data - wait for data availability */ + while (spi_readl(ds, BUF) & (SPIBUF_RXEMPTY_MASK)); + + if (rxp) { + *rxp = spi_readl(ds, BUF) & 0xFF; + rxp++; + } else { + spi_readl(ds, BUF); /* simply drop the read character */ + } + } + return 0; + +out: + if (flags & SPI_XFER_END) { + spi_writel(ds, DAT1, data1_reg_val & + ~(1 << SPIDAT1_CSHOLD_SHIFT)); + } + return 0; +} + diff --git a/drivers/spi/davinci_spi.h b/drivers/spi/davinci_spi.h new file mode 100644 index 0000000..b3bf916 --- /dev/null +++ b/drivers/spi/davinci_spi.h @@ -0,0 +1,84 @@ +/* + * Register definitions for the DaVinci SPI Controller + */ + +/* Register offsets */ +#define DAVINCI_SPI_GCR0 0x0000 +#define DAVINCI_SPI_GCR1 0x0004 +#define DAVINCI_SPI_INT0 0x0008 +#define DAVINCI_SPI_LVL 0x000c +#define DAVINCI_SPI_FLG 0x0010 +#define DAVINCI_SPI_PC0 0x0014 +#define DAVINCI_SPI_PC1 0x0018 +#define DAVINCI_SPI_PC2 0x001c +#define DAVINCI_SPI_PC3 0x0020 +#define DAVINCI_SPI_PC4 0x0024 +#define DAVINCI_SPI_PC5 0x0028 +#define DAVINCI_SPI_DAT0 0x0038 +#define DAVINCI_SPI_DAT1 0x003c +#define DAVINCI_SPI_BUF 0x0040 +#define DAVINCI_SPI_EMU 0x0044 +#define DAVINCI_SPI_DELAY 0x0048 +#define DAVINCI_SPI_DEF 0x004c +#define DAVINCI_SPI_FMT0 0x0050 +#define DAVINCI_SPI_FMT1 0x0054 +#define DAVINCI_SPI_FMT2 0x0058 +#define DAVINCI_SPI_FMT3 0x005c +#define DAVINCI_SPI_INTVEC0 0x0060 +#define DAVINCI_SPI_INTVEC1 0x0064 + +#define BIT(x) (1 << (x)) + +/* SPIGCR0 */ +#define SPIGCR0_SPIENA_MASK 0x1 +#define SPIGCR0_SPIRST_MASK 0x0 + +/* SPIGCR0 */ +#define SPIGCR1_CLKMOD_MASK BIT(1) +#define SPIGCR1_MASTER_MASK BIT(0) +#define SPIGCR1_SPIENA_MASK BIT(24) + +/* SPIPC0 */ +#define SPIPC0_DIFUN_MASK BIT(11) /* SIMO */ +#define SPIPC0_DOFUN_MASK BIT(10) /* SOMI */ +#define SPIPC0_CLKFUN_MASK BIT(9) /* CLK */ +#define SPIPC0_EN0FUN_MASK BIT(0) + +/* SPIFMT0 */ +#define SPIFMT_SHIFTDIR_SHIFT 20 +#define SPIFMT_POLARITY_SHIFT 17 +#define SPIFMT_PHASE_SHIFT 16 +#define SPIFMT_PRESCALE_SHIFT 8 + +/* SPIDAT1 */ +#define SPIDAT1_CSHOLD_SHIFT 28 +#define SPIDAT1_CSNR_SHIFT 16 + +/* SPIDELAY */ +#define SPI_C2TDELAY_SHIFT 24 +#define SPI_T2CDELAY_SHIFT 16 + +/* SPIBUF */ +#define SPIBUF_RXEMPTY_MASK BIT(31) +#define SPIBUF_TXFULL_MASK BIT(29) + +/* SPIDEF */ +#define SPIDEF_CSDEF0_MASK BIT(0) + +struct davinci_spi_slave { + struct spi_slave slave; + void *regs; + u32 mr; + unsigned int freq; +}; + +static inline struct davinci_spi_slave *to_davinci_spi(struct spi_slave *slave) +{ + return container_of(slave, struct davinci_spi_slave, slave); +} + +#define spi_readl(ds, reg) \ + readl(ds->regs + DAVINCI_SPI_##reg) +#define spi_writel(ds, reg, value) \ + writel(value, ds->regs + DAVINCI_SPI_##reg) + -- 1.5.6

4 7

[U-Boot] Board is not booting after flashing U-boot and hard reset
by prakash bedge 04 Jan '10

04 Jan '10

Hi All, I am facing an error while flashing u-boot on my PPC4xx based board. When I flash the u-boot on the PCI board I am developing, and hard reset the board, then the board is not able to boot up. Also I am not able to debug the code as probe connection fails. Whar are the reason that I should check to see why the board is not booting up after hard reset. Is it fault in start.S or somewhere else in code I need to see? It would be great if someone who already have a solution on this porblem, share his experience. Thanks & Regards, Prakash Bedge

3 8

Re: [U-Boot] [PATCH v2 3/3] powerpc: Add support for ram filesystems in FIT uImages
by Peter Tyser 04 Jan '10

04 Jan '10

Hi Grant, I put U-Boot ML on CC. On Wed, 2009-12-30 at 16:02 -0700, Grant Likely wrote: > On Mon, Dec 21, 2009 at 6:50 PM, Peter Tyser <ptyser(a)xes-inc.com> wrote: > > The PowerPC architecture has the ability to embed the ramdisk located > > at arch/powerpc/boot/ramdisk.image.gz into a bootable kernel image. If > > the bootable kernel is in the Flattened Image Tree (FIT) format, the > > ramdisk should be a node in the tree instead of being embedded directly > > in the kernel executable. > > > > A FIT uImage with a ram filesystem can be generated using the command: > > "make uImage.fit.initrd.<boardname>" where <boardname> is one of > > arch/powerpc/boot/dts/<boardname>.dts. The command will generate a FIT > > uImage at arch/powerpc/boot/uImage.fit.initrd.<boardname> that contains > > a kernel image, device tree blob, and a ram filesystem. > > > > The ramdisk at arch/powerpc/boot/ramdisk.image.gz can either be an older > > style "ramdisk" or a newer "ramfs" gzipped cpio archive. > > > > Signed-off-by: Peter Tyser <ptyser(a)xes-inc.com> > > --- > > Changes since v1: > > - Don't strip leading 0x from dts ramdisk address > > > > arch/powerpc/boot/Makefile | 3 +++ > > arch/powerpc/boot/wrapper | 20 ++++++++++++++++---- > > scripts/mkits.sh | 34 ++++++++++++++++++++++++++++++++-- > > 3 files changed, 51 insertions(+), 6 deletions(-) > > > > diff --git a/arch/powerpc/boot/Makefile b/arch/powerpc/boot/Makefile > > index e56ec21..c2a6591 100644 > > --- a/arch/powerpc/boot/Makefile > > +++ b/arch/powerpc/boot/Makefile > > @@ -313,6 +313,9 @@ $(obj)/uImage: vmlinux $(wrapperbits) > > $(obj)/uImage.fit.%: vmlinux $(obj)/%.dtb $(wrapperbits) > > $(call if_changed,wrap,uboot.fit,,$(obj)/$*.dtb) > > > > +$(obj)/uImage.fit.initrd.%: vmlinux $(obj)/%.dtb $(wrapperbits) > > + $(call if_changed,wrap,uboot.fit,,$(obj)/$*.dtb,$(obj)/ramdisk.image.gz) > > + > > IIRC, uImage.fit.initrd.% should appear before uImage.fit.% in the > Makefile so that make behaves more consistently. Makes sense. > Speaking of which, > the number of '.' in the name is getting rather large. Would you > consider using 'fitImage' instead of 'uImage.fit'? Sure, I don't have a strong opinion about the name. I settled on uImage.fit because all the U-Boot documentation describes the FIT images as type of uImage. Eg the readme is located in doc/uImage.fit, its referred to as the "new uImage" format, etc. So using the "uimage.fit.*" name goes along with the concept that a FIT image is a type of uImage. A target like fitImage loses the uImage<->FIT connection. But I do agree that "."s are a bit overwhelming. I could rework these patches with your suggested fitImage target name and follow-up with U-Boot patches to clear up its documentation. In my opinion, there's not much reason to keep the uImage<->FIT connection that currently exists in U-Boot. Right now U-Boot documents the "Legacy uImage" and "FIT uImage" format when logically it would make sense to rename the formats to "uImage" and "FIT" as there isn't much in common between the 2 formats. The FIT image is just a blob generated by the device tree compiler, its not tied to U-Boot in any way. Does anyone in the U-Boot community have an opinion about this? I'm fine with keeping the uImage.fit naming or using fitImage for this patch, but I think U-Boot's documentation should be on the same page either way. Thanks for the review, Peter

4 10

[U-Boot] Please pull u-boot-ppc4xx (fixed)
by Stefan Roese 03 Jan '10

03 Jan '10

The following changes since commit bb3bcfa2426cc6a0aecec7270e3ee67ca843a125: Wolfgang Denk (1): Merge branch 'next' of ../next are available in the git repository at: git://www.denx.de/git/u-boot-ppc4xx.git master Heiko Schocher (1): i2c, ppc4xx: fix compiling KAREF and METROBOX boards. Stefan Roese (1): ppc4xx: alpr: Remove some not needed commands to make image fit again board/sandburst/common/ppc440gx_i2c.c | 73 +++++++++++++++++---------------- board/sandburst/common/ppc440gx_i2c.h | 30 +++++++------- include/configs/alpr.h | 2 - 3 files changed, 53 insertions(+), 52 deletions(-)

2 1

[U-Boot] [PATCH] Make getenv_IPaddr() global
by Dirk Behme 03 Jan '10

03 Jan '10

There are boards out there that do not have network support in U-Boot (CONFIG_CMD_NET not set), but they do so in Linux. This makes it desirable to be able to port network configuration (like the IP address) to the Linux kernel. We should not make the passing of the IP configuration to Linux dependent on U-Boot features / settings. For this, make getenv_IPaddr() global. This fixes build error u-boot/lib_xxx/board.c:360: undefined reference to `getenv_IPaddr' on various architectures. Signed-off-by: Dirk Behme <dirk.behme(a)googlemail.com> --- This makes other patches trying to fix this issue obsolete. E.g. http://lists.denx.de/pipermail/u-boot/2009-December/065809.html http://lists.denx.de/pipermail/u-boot/2009-December/065810.html http://lists.denx.de/pipermail/u-boot/2009-December/065822.html See http://lists.denx.de/pipermail/u-boot/2009-December/065833.html http://lists.denx.de/pipermail/u-boot/2009-December/065847.html http://lists.denx.de/pipermail/u-boot/2009-December/065848.html for further details. lib_generic/Makefile | 1 lib_generic/net_utils.c | 57 ++++++++++++++++++++++++++++++++++++++++++++++++ net/net.c | 26 --------------------- 3 files changed, 58 insertions(+), 26 deletions(-) Index: u-boot-main/lib_generic/Makefile =================================================================== --- u-boot-main.orig/lib_generic/Makefile +++ u-boot-main/lib_generic/Makefile @@ -41,6 +41,7 @@ COBJS-y += gunzip.o COBJS-y += lmb.o COBJS-y += ldiv.o COBJS-$(CONFIG_MD5) += md5.o +COBJS-y += net_utils.o COBJS-y += sha1.o COBJS-$(CONFIG_SHA256) += sha256.o COBJS-y += string.o Index: u-boot-main/lib_generic/net_utils.c =================================================================== --- /dev/null +++ u-boot-main/lib_generic/net_utils.c @@ -0,0 +1,57 @@ +/* + * Generic network code. Moved from net.c + * + * Copyright 1994 - 2000 Neil Russell. + * Copyright 2000 Roland Borde + * Copyright 2000 Paolo Scaffardi + * Copyright 2000-2002 Wolfgang Denk, wd(a)denx.de + * Copyright 2009 Dirk Behme, dirk.behme(a)googlemail.com + * + * See file CREDITS for list of people who contributed to this + * project. + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License as + * published by the Free Software Foundation; either version 2 of + * the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 59 Temple Place, Suite 330, Boston, + * MA 02111-1307 USA + */ + +#include <common.h> +#include <net.h> + +IPaddr_t string_to_ip(char *s) +{ + IPaddr_t addr; + char *e; + int i; + + if (s == NULL) + return(0); + + for (addr=0, i=0; i<4; ++i) { + ulong val = s ? simple_strtoul(s, &e, 10) : 0; + addr <<= 8; + addr |= (val & 0xFF); + if (s) { + s = (*e) ? e+1 : e; + } + } + + return (htonl(addr)); +} + +IPaddr_t getenv_IPaddr (char *var) +{ + return (string_to_ip(getenv(var))); +} + Index: u-boot-main/net/net.c =================================================================== --- u-boot-main.orig/net/net.c +++ u-boot-main/net/net.c @@ -1890,27 +1890,6 @@ void ip_to_string (IPaddr_t x, char *s) ); } -IPaddr_t string_to_ip(char *s) -{ - IPaddr_t addr; - char *e; - int i; - - if (s == NULL) - return(0); - - for (addr=0, i=0; i<4; ++i) { - ulong val = s ? simple_strtoul(s, &e, 10) : 0; - addr <<= 8; - addr |= (val & 0xFF); - if (s) { - s = (*e) ? e+1 : e; - } - } - - return (htonl(addr)); -} - void VLAN_to_string(ushort x, char *s) { x = ntohs(x); @@ -1939,11 +1918,6 @@ ushort string_to_VLAN(char *s) return htons(id); } -IPaddr_t getenv_IPaddr (char *var) -{ - return (string_to_ip(getenv(var))); -} - ushort getenv_VLAN(char *var) { return (string_to_VLAN(getenv(var)));

3 4

[U-Boot] 2010 Bonus
by Susan Moore 31 Dec '09

31 Dec '09

Attn... You have been awared the sum of 500,000.00GBP by the Microsoft/Aol Promotion.You are advise to contact your claims department with the below informations. Contact Person. Mr. Clay martins Events Manager Payment And Release Order Dept. Email: e-webtec(a)live.com Fill the below: 1. Name: 2. Address: 3. Country: 4. Telephone No: 5. Occupation: 6. Age/Sex: Sincerely, Mrs. Susan Moore

1 0

[U-Boot] flash.o flash.c errors
by 王培养 31 Dec '09

31 Dec '09

hi all, u-boot-1.3.4,which was ported to my board S3C44B0. after I make the commonds as follows: 1. make distclean 2. make B2_config 3. make then appear errors : -------------------------------------------------------------- flash.o flash.c In file included from flash.c:30: ../common/flash.c: In function `flash_get_size': ../common/flash.c:248: error: parse error before numeric constant make[1]: *** [flash.o] Error 1 make[1]: Leaving directory `/home/wpx/u-boot-1.3.4/board/dave/B2' make: *** [board/dave/B2/libB2.a] Error 2 --------------------------------------------------------------- any help is appreciated. regards, Juan ___________________________________________________________ 好玩贺卡等你发，邮箱贺卡全新上线！ http://card.mail.cn.yahoo.com/

2 1

[U-Boot] FW: MPC8313ERDB board hangs on u-boot start up
by Doug Warner 31 Dec '09

31 Dec '09

I found that u-boot-2008.10 with default settings, and anything prior to this version, works; u-boot-2009.01 through u-boot-2009.11 will not (hangs up per output below). Has anybody else run into this problem when using 2009.01 or above with the MPC8313ERDB REVB board and figured out the issue? -----Original Message----- From: Doug Warner [mailto:dewarner1@cox.net] Sent: Monday, December 28, 2009 6:44 PM To: u-boot(a)lists.denx.de Subject: FW: MPC8313ERDB board hangs on u-boot start up The MPC8313E-RDB board I have is REV B running with a 33 MHz crystal. Switch settings are default for NOR flash boot (S3 all ON, S4 all OFF). I built the 2009.11 u-boot binary image using the tool chain from ppc-2008-04-01_freescale.iso under Fedora 10. I used make MPC8313ERDB_33_config for the setup I used all of the default configuration settings (no changes to the unzipped 2009.11 source) for the build. I used the on-board I2C loader and Kermit (Windows PC) to load the flash image on the board. I did use the same above Linux tool chain above to build u-boot 1.3.0, which booted with no problems (default configuration), which was also installed with the I2C loader. Am I missing something in the configuration beyond the defaults for this board? Hyperterm screen output of the failed boot process, which is in an endless loop of getting a Machine check in kernel mode error when reaching the NAND portion of the boot process is pasted below. Thanks Doug U-Boot 2009.11 (Dec 28 2009 - 16:21:56) MPC83XX Reset Status: Software Hard, External/Internal Soft, External/Internal Hard CPU: e300c3, MPC8313EA, Rev: 2.0 at 333.333 MHz, CSB: 166.667 MHz Board: Freescale MPC8313ERDB I2C: ready DRAM: 128 MB FLASH: 8 MB NAND: Machine check in kernel mode. Caused by (from msr): regs 07f35dd8 Unknown values in msr NIP: 07FD6E80 XER: 20000000 LR: 07FD7798 REGS: 07f35dd8 TRAP: 0200 DAR: 00000000 MSR: 00003030 EE: 0 PR: 0 FP: 1 ME: 1 IR/DR: 11 GPR00: 000258E0 07F35EC8 07F35F50 00000050 00000001 FFFFFFFF FFFFFFFF 00000000 GPR08: 07FF2FE9 07FF8CC8 FFFFFFFF 00000001 44000022 00000000 07FFC000 09FB8000 GPR16: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 07FBB098 GPR24: 07FBBAEC 00080000 00000001 09FB8000 09FB8000 00000050 07FFD04C 07FFAB14 Call backtrace: BFFFFFFF 07FC9D60 07FC3BDC 07FBC888 07FBB5F0 machine check Resetting the board. U-Boot 2009.11 (Dec 28 2009 - 16:21:56) MPC83XX Reset Status: Software Hard, External/Internal Soft, External/Internal Hard CPU: e300c3, MPC8313EA, Rev: 2.0 at 333.333 MHz, CSB: 166.667 MHz Board: Freescale MPC8313ERDB I2C: ready DRAM: 128 MB FLASH: 8 MB NAND: Machine check in kernel mode. Caused by (from msr): regs 07f35dd8 Unknown values in msr NIP: 07FD6E80 XER: 20000000 LR: 07FD7798 REGS: 07f35dd8 TRAP: 0200 DAR: 00000000 MSR: 00003030 EE: 0 PR: 0 FP: 1 ME: 1 IR/DR: 11 GPR00: 000258E0 07F35EC8 07F35F50 00000050 00000001 FFFFFFFF FFFFFFFF 00000000 GPR08: 07FF2FE9 07FF8CC8 FFFFFFFF 00000001 44000022 00000000 07FFC000 09FB8000 GPR16: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 07FBB098 GPR24: 07FBBAEC 00080000 00000001 09FB8000 09FB8000 00000050 07FFD04C 07FFAB14 Call backtrace: BFFFFFFF 07FC9D60 07FC3BDC 07FBC888 07FBB5F0 machine check Resetting the board.

2 1

[U-Boot] U-boot debug<Program received signal SIGSTOP, Stopped (signal).0xfff00134 in boot_warm ()>
by Kelven Huai 31 Dec '09

31 Dec '09

Hi WD, Now we're debugging Microsys PM520 U-boot-1.2.0, and facing a huge problem, we can NOT debug the u-boot via BDI2000. The below are our u-boot debugging procedures for your reference. Microsys PM520 (we used 2pcs Intel 28F128J3) BDI2000 - Telnet BDI - reset - Unlock 0xfff00000 1000 GDB - ppc-linux-gdb u-boot - target remote bdi:2001 - (gdb) stepi It looks like the "Program received signal SIGSTOP, Stopped (signal)." stopped in "bl fff03178 <init_5xxx_core>". And "x/i $pc" reading was very unstable, so could you please give me some ideas about this point? gdb -------------------------------------------------------------------------------------------- 0xfff00100 in _start () (gdb) stepi 0xfff00104 in _start () (gdb) 0xfff00108 in _start () (gdb) 0xfff00118 in boot_warm () (gdb) 0xfff0011c in boot_warm () (gdb) 0xfff00120 in boot_warm () (gdb) 0xfff00124 in boot_warm () (gdb) 0xfff00128 in boot_warm () (gdb) 0xfff0012c in boot_warm () (gdb) 0xfff00130 in boot_warm () (gdb) Program received signal SIGSTOP, Stopped (signal). 0xfff00134 in boot_warm () (gdb) (gdb) x/i $pc 0xfff00134 <boot_warm+28>: bl 0xfff03178 <init_5xxx_core> (gdb) x/i $pc 0xfff00134 <boot_warm+28>: .long 0x0 (gdb) x/i $pc 0xfff00134 <boot_warm+28>: .long 0x0 (gdb) x/i $pc 0xfff00134 <boot_warm+28>: .long 0x0 (gdb) ----------------------------------------------------------------------------------------------- u-boot.s ----------------------------------------------------------------------------------------------- fff00118 <boot_cold>: fff00118: 7c a0 00 a6 mfmsr r5 fff0011c: 3c 60 f0 00 lis r3,-4096 fff00120: 60 63 00 00 ori r3,r3,0 fff00124: 7c 77 4b a6 mtspr 311,r3 fff00128: 54 63 84 3e rlwinm r3,r3,16,16,31 fff0012c: 3c 80 80 00 lis r4,-32768 fff00130: 90 64 00 00 stw r3,0(r4) fff00134: 48 00 30 45 bl fff03178 <init_5xxx_core> ----------------------------------------------------------------------------------------------- Thanks Kelven

2 1