February 2006 - U-Boot

RE: [U-Boot-Users] Peripheral initialization hooks
by Steve Strublic 14 Feb '06

14 Feb '06

Thanks Shawn, I think board_early_init_f() is a little too early to mess with the Ethernet PHY. However, I saw the hook for reset_phy() later on in board_reset_r(), which is perfect. So I hooked that for my board, and voila! Steve -----Original Message----- From: Shawn Jin [mailto:shawnxjin@gmail.com] Sent: Monday, February 13, 2006 5:26 PM To: Steve Strublic Cc: u-boot-users(a)lists.sourceforge.net Subject: Re: [U-Boot-Users] Peripheral initialization hooks > Is it acceptable to modify board_init_r() to include a call to an > enable/disable function that would only apply if my board were defined? Or > are there any hooks for board-specific initializations? The hooks are already there. I would recommend board_early_init_f() or board_early_init_r() which can be turned on/off by the board configuration header file. Regards, -Shawn.

1 0

[U-Boot-Users] Ocotea with 512 megs of ram - ping fails
by Dale Dunlea 14 Feb '06

14 Feb '06

Hi, I have an Ocotea (AMCC 440GX) test board which I have been using happily with U-Boot 1.1.4. In it's original configuration, it uses a single 256 meg dimm. This works fine and my kernel and initrd images are downloaded happily via tftp. I replaced this dimm with a 512 meg dimm and now the network interface is no longer functional. Has anyone else seen this issue? Regards, Dale

1 0

[U-Boot-Users] Will the real ISR please stand up?
by Russell, Don 14 Feb '06

14 Feb '06

Hi, On a 440gx platform I wrote a small stand alone app for debugging. I tried to Hook the ISR at 0x700 and use a trap instruction. I replaced the isr routine w/my own. In the process I discovered the isr at 0x700 does nothing except store the Address of the service routine and return handler at addresses 0x788 and 0x78c. I stubbed the entire routine And it still works as long as the above addresses are there. How does u-boot execute a trap instruction without Executing at least a branch instruction from the trap location 0x700? IVPR and IVOR6 are set correctly. How does it get to the global transfer_to_handler routine?? Thanks Don Russell +$#00-$DOK#demsg:# in svc rtn MSR=0x9000, srr0=0x7088 ivpr=0x0, ivor6=0x700 pc= 0x403C , ad=0x1FF4E498 msr 0x00029000 lr 0x00004034 cr 0x24022222 trap 0x00000700 addr=0x700, 0x4C00012C =isync addr=0x704, 0x4C00012C addr=0x708, 0x4C00012C addr=0x70C, 0x4C00012C addr=0x710, 0x4C00012C addr=0x714, 0x4C00012C addr=0x718, 0x4C00012C addr=0x71C, 0x4C00012C addr=0x720, 0x4C00012C addr=0x724, 0x4C00012C addr=0x728, 0x4C00012C addr=0x72C, 0x4C00012C addr=0x730, 0x4C00012C addr=0x734, 0x4C00012C addr=0x738, 0x4C00012C addr=0x73C, 0x4C00012C addr=0x740, 0x4C00012C addr=0x744, 0x4C00012C addr=0x748, 0x4C00012C addr=0x74C, 0x4C00012C addr=0x750, 0x4C00012C addr=0x754, 0x4C00012C addr=0x758, 0x4C00012C addr=0x75C, 0x4C00012C addr=0x760, 0x4C00012C addr=0x764, 0x4C00012C addr=0x768, 0x4C00012C addr=0x76C, 0x4C00012C addr=0x770, 0x4C00012C addr=0x774, 0x4C00012C addr=0x778, 0x4C00012C addr=0x77C, 0x4C00012C addr=0x780, 0x4C00012C addr=0x784, 0x4C00012C addr=0x788, 0x6B1C =trapservice addr=0x78C, 0x7E60 =return handler +$#00

1 0

[U-Boot-Users] How to write a kgdb.S for AT91RM9200?
by peike 14 Feb '06

14 Feb '06

Hello,Wolfgang Denk At first,Thank you for you give me some advice.Now,I'm using the u-boot- 1.1.4 as bootloader for AT91RM9200DK and arm linux 2.6.14-rc2.However,the old question is:If I want to add a debugging stub(at91rm9200dk-stub.c or gdbserver)into u-boot-1.1.4,you say "It does work, but requires you to add the missing cpu/*/kgdb.S file, and this is not a difficult task, just a somewhat laborious task."can you give me some details about it? how to write the missing /u-boot-1.1.4/ cpu/at91rm9200/kgdb.S file,i find a kgdb.S file in /u-boot-1.1.4/cpu/ppc4xx , i want to modify it for /u-boot- 1.1.4/cpu/arm920t/at91rm9200. how to do it? The following is /u-boot- 1.1.4/cpu/ppc4xx/kgdb.S source file. /* * Copyright (C) 2000 Murray Jensen <Murray.Jensen(a)cmst.csiro.au> * * See file CREDITS for list of people who contributed to this * project. * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License as * published by the Free Software Foundation; either version 2 of * the License, or (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 59 Temple Place, Suite 330, Boston, * MA 02111-1307 USA */ #include <config.h> #include <command.h> #include <ppc4xx.h> #include <version.h> #define CONFIG_405GP 1 /* needed for Linux kernel header files */ #define _LINUX_CONFIG_H 1 /* avoid reading Linux autoconf.h file */ #include <ppc_asm.tmpl> #include <ppc_defs.h> #include <asm/cache.h> #include <asm/mmu.h> #if (CONFIG_COMMANDS & CFG_CMD_KGDB) /* * cache flushing routines for kgdb */ .globl kgdb_flush_cache_all kgdb_flush_cache_all: /* icache */ iccci r0,r0 /* iccci invalidates the entire I cache */ /* dcache */ addi r6,0,0x0000 /* clear GPR 6 */ addi r7,r0, 128 /* do loop for # of dcache lines */ /* NOTE: dccci invalidates both */ mtctr r7 /* ways in the D cache */ ..dcloop: dccci 0,r6 /* invalidate line */ addi r6,r6, 32 /* bump to next line */ bdnz ..dcloop blr .globl kgdb_flush_cache_range kgdb_flush_cache_range: li r5,CFG_CACHELINE_SIZE-1 andc r3,r3,r5 subf r4,r3,r4 add r4,r4,r5 srwi. r4,r4,CFG_CACHELINE_SHIFT beqlr mtctr r4 mr r6,r3 1: dcbst 0,r3 addi r3,r3,CFG_CACHELINE_SIZE bdnz 1b sync /* wait for dcbst's to get to ram */ mtctr r4 2: icbi 0,r6 addi r6,r6,CFG_CACHELINE_SIZE bdnz 2b SYNC blr #endif /* CFG_CMD_KGDB */ Please help me! Thank you very much! Best regards, peike

1 0

[U-Boot-Users] U-boot environment not loading from flash
by Umar Qureshey 14 Feb '06

14 Feb '06

Hi, I am using latest u-boot with an ARM Integrator/CP board (16MB flash). Everything is fine except that when I save the environment in the flash and reboot the system, u-boot restarts with the environment variables it was compiled with, not what has been saved in the flash sector. I used the md command to peek into the specified flash sector (0x24f80000) and I did see the saved environment stuff in there. It just seems that it does not get reloaded and also it does not give any error about bad CRC of the environment variables saved in flash. CFG_ENV_IS_IN_FLASH is defined as (1). I can always recompile with the correct environment variables but I should not need to if this feature works. Any clues anyone?? Regards, Umar

2 4

RE: [U-Boot-Users] how to get result using eeprom cmd under u-boot 1.1
by Xu, Jin (SDC) 13 Feb '06

13 Feb '06

Hello Vladimir I already done. Thanks for your help! I'd like share my note here. How to update eeprom under Uboot ==================================== 1 Create a binary file to store eeprom content ----------------------------------------------- 0x200 bytes. 2 Confige uboot environment variable and A TFTP server ------------------------------------------------------ make sure we can download the eeprom content file via tftp under the uboot shell. exam: we put the eeprom content file in the tftp root. 3 Update eeprom ------------------------------------------------------ Every thing is OK, and we can do the real job under the uboot shell now. 1st download the eeprom content file to uboot memory 0x140000: =>tftp 0x140000 eeprom.bin then we can check what in the memory: =>md 0x140000 =>md 0x140100 now we can write to eeprom: =>eeprom write 0x140000 0x0 0x200 at last we can check what has done: =>read read 0x140300 0x0 0x200 =>md 0x140300 =>md 0x140400 Thanks & Regards Xu Jin -----Original Message----- From: Vladimir Gurevich [mailto:vag@paulidav.org] Sent: 2006年2月13日 17:32 To: Xu, Jin (SDC) Cc: u-boot-users(a)lists.sourceforge.net Subject: Re: [U-Boot-Users] how to get result using eeprom cmd under u-boot 1.1 Hello Jin, Xu, Jin (SDC) wrote: > When I use " eeprom read 0 0 1 " cmd, It only display " EEPROM @0x0 > read: addr 00000000 off 0000 count 1 ... done " > The format of the "eeprom" command is (as I'm sure you already know): eeprom {read,write} <addr> <offset> <count> The <addr> argument is the MEMORY address and that's where the result of the transaction will be placed. Thus, 1) Using 0 as <addr> is a pretty risky idea to begin with: :) 2) The more proper usage will be: eeprom read 0x100000 0 10 md.b 0x100000 10 And, of course, a quick look at the source code is worth thousand emails :) Happy hacking, Vladimir

1 0

[U-Boot-Users] Generalized dataflash interface
by Finn Nielsen 13 Feb '06

13 Feb '06

Hello All, New to the list by the way. Does anyone have a recommendation on how to add general support for Atmel Dataflash, using generalized access routines (a driver) - and then what about the existing Atmel AT91xxx specific code ? I guess one would need to encapsulate the existing Atmel routines, add config capability for choosing the interface driver code and then test it. Would anyone be willing to test it on a AT91xxx platform ?? Would be sad if I just added dataflash capability for my own stuff. Others have talked about generalising the dataflash interface, not too long ago.. Can anyone confirm that the environment functions are encapsulated, so that the environment could lie in a Dataflash ? A few systems don't have a parallel flash at all. Regards, Finn Nielsen

2 1

[U-Boot-Users] how to get result using eeprom cmd under u-boot 1.1
by Xu, Jin (SDC) 13 Feb '06

13 Feb '06

When I use " eeprom read 0 0 1 " cmd, It only display " EEPROM @0x0 read: addr 00000000 off 0000 count 1 ... done " how can I get the value using the eeprom cmd ? I am sure that the funtion which eeprom_read ( cmd_eeprom.c ) call are right. Thanks & Regards Xu Jin

2 1

[U-Boot-Users] changing core frequency in omap 5912
by Ram 13 Feb '06

13 Feb '06

Hi, How do i change the cpu core frequency in omap 5912. I tried changing the DPLL registers. but u-boot hangs. Which registers i should look for ?. Regards, sriram

2 1

RE: [U-Boot-Users] Does UBOOT support CF card?
by Martin Krause 10 Feb '06

10 Feb '06

u-boot-users-admin(a)lists.sourceforge.net wrote on Friday, February 10, 2006 10:51 AM: > On Fri, 2006-02-10 at 09:01 +0100, Wolfgang Denk wrote: > > In message <1139542800.3075.4.camel(a)localhost.localdomain> you > > wrote: > > > > > > I want to use UBOOT suport CF card on my customer board. > > > Does it has some other boards have already support the CF card? > > > > Yes. > > > > > Does it has some source codes that I can refer to? > > > > Yes. > > > > Best regards, > > > > Wolfgang Denk > > > > Please help to point out one board which has done this. The TQM5200 for example. The IDE interface is used to connect the CF-Card (and thus the CF card is accessed via the true IDE mode). Regards, Martin

1 0

[U-Boot-Users] Does UBOOT support CF card?
by tqiu 10 Feb '06

10 Feb '06

hello! I want to use UBOOT suport CF card on my customer board. Does it has some other boards have already support the CF card? Does it has some source codes that I can refer to? Thank you! Terry

3 2

[U-Boot-Users] [PATCH][RFC] dcache manipulation for arm926ejs
by Hiroki Kaminaga 10 Feb '06

10 Feb '06

This patch implements dcache manipulation for arm926ejs. Signed-off-by: Hiroki Kaminaga <kaminaga(a)sm.sony.co.jp> cpu/arm926ejs/cpu.c | 23 +++++++++++++++++++++++ 1 files changed, 23 insertions(+) Index: u-boot-1.1.4/cpu/arm926ejs/cpu.c =================================================================== --- u-boot-1.1.4.orig/cpu/arm926ejs/cpu.c 2005-12-17 01:39:27.000000000 +0900 +++ u-boot-1.1.4/cpu/arm926ejs/cpu.c 2006-02-10 18:28:27.000000000 +0900 @@ -154,3 +154,26 @@ int icache_status (void) { return (read_p15_c1 () & C1_IC) != 0; } + +void dcache_enable (void) +{ + ulong reg; + + reg = read_p15_c1 (); /* get control reg. */ + cp_delay (); + write_p15_c1 (reg | C1_DC); +} + +void dcache_disable (void) +{ + ulong reg; + + reg = read_p15_c1 (); + cp_delay (); + write_p15_c1 (reg & ~C1_DC); +} + +int dcache_status (void) +{ + return (read_p15_c1 () & C1_DC) != 0; +}

1 0

RE: [U-Boot-Users] Re: U-Boot in NAND Flash on a 440EP?
by Martijn de Gouw 10 Feb '06

10 Feb '06

> I recommend to have at least enough NOR flash on the board to fit > U-Boot in it. 256 kB would be sufficient, but you probably will not > find parts below 512 kB anyway. We use very small nor flash from SST (256kB) on our board to load u-boot. These flash also have very small sectors, so it is even possible to have redundant environment settings. 32Nand flash + 256kB SST nor flash is cheaper than 8mb nor flash from intel or AMD Regards, martijn

1 0

[U-Boot-Users] enabling d-cache in OSK 5912 OSK
by Ram 10 Feb '06

10 Feb '06

Hi, I am using OMAP 5912 OSK. I am implementing a command which has lots writes to and reads from memory. I want to enable the D cache in u-boot. how do i do it in u-boot. please advice. regards, sriram

3 2

[U-Boot-Users] U-Boot in NAND Flash on a 440EP?
by John Otken 09 Feb '06

09 Feb '06

Hi Wolfgang, I'm researching U-Boot on an upcoming NAND-flash only 440EP board. I reviewed the archive, but I'd like to know your current thoughts on running U-Boot from NAND flash. Tools could be a problem too. Embedded Toolsmith's Guardian does not support NAND and I don't think Abatron has it either. Thanks, John

2 1

[U-Boot-Users] MPC875 & SCC4
by Josef Angermeier 09 Feb '06

09 Feb '06

Dear u-boot users has anyone ever got u-boot working with a MPC875 CPU ? Which obstacles did you have ? - I face the problem, that i don't get any debug output over my TX-pin, though SCC4-supported compiled in. thanks Josef

1 0

RE: [U-Boot-Users] Regarding memory commands
by Herekar, Aniruddha 09 Feb '06

09 Feb '06

Thanks! With regards Aniruddha Herekar -----Original Message----- From: wd(a)denx.de [mailto:wd@denx.de] Sent: Thursday, February 09, 2006 2:34 PM To: Herekar, Aniruddha Cc: u-boot-users(a)lists.sourceforge.net Subject: Re: [U-Boot-Users] Regarding memory commands In message <2195AF8E2250C54D8D8A726C8AE84A3331C2C8(a)dbde01.ent.ti.com> you wrote: > > Does memory commands mm, mw, mn and tftp work only with RAM memory and > not flash (nor or nand) memory? The commands have usually no idea what sort of memeory (if any) is attached to the addresses you pass. [Exception is cp and - epending on the configuration - tftp which recognize NOR flash areas and use flash write code then.] > If so are there any other commands other than 'cp' that can be used to > write into flash (nor or nand) memory? cp is the only regular command to write to NOR flash. It cannot be used for NAND, though. NAND has it's own interface, the nand command. Best regards, Wolfgang Denk -- Software Engineering: Embedded and Realtime Systems, Embedded Linux Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: wd(a)denx.de Landing: a controlled mid-air collision with a planet.

1 0

RE: [U-Boot-Users] Regarding memory commands
by Herekar, Aniruddha 09 Feb '06

09 Feb '06

Thanks! With regards Aniruddha Herekar -----Original Message----- From: S. Egbert [mailto:s.egbert@sbcglobal.net] Sent: Thursday, February 09, 2006 2:23 PM To: Herekar, Aniruddha Cc: u-boot-users(a)lists.sourceforge.net Subject: Re: [U-Boot-Users] Regarding memory commands Because it is essentially a file-store system and is not easily memory mappable in a direct sense of a word, the current memory command sets would not be easily extensible to cover this. Closer examination of the U-boot cmd_nand.c shows that this is already done (Thanks Wolfgang and gang!) A snippet of the NAND usage is given below: "nand - NAND sub-system\n", "info - show available NAND devices\n" "nand device [dev] - show or set current device\n" "nand read[.jffs2[s]] addr off size\n" "nand write[.jffs2] addr off size - read/write `size' bytes starting\n" " at offset `off' to/from memory address `addr'\n" "nand erase [clean] [off size] - erase `size' bytes from\n" " offset `off' (entire device if not specified)\n" "nand bad - show bad blocks\n" "nand read.oob addr off size - read out-of-band data\n" "nand write.oob addr off size - read out-of-band data\n" S. Egbert Herekar, Aniruddha wrote: > > As you said memory commands work in any memory region, is it only the > internal flash memory or also external flash memory? By external memory > I mean to say that the NOR or NAND memory is not in the processor chip > (ARM). But NOR/NAND memories have separate chip and memory is mapped on > to the ARM memory map. > > I suppose NAND memory has different command set like nand info, etc. > Then are these (mm, mw, md, etc) commands applicable for NAND memory > also? > > > Herekar, Aniruddha wrote: > >> Does memory commands mm, mw, mn and tftp work only with RAM memory and >> not flash (nor or nand) memory? >> If so are there any other commands other than 'cp' that can be used to >> write into flash (nor or nand) memory? > > Basic memory commands (mm. mw) work in any memory region that the > hardware supports. > > You will have to be mindful of certain memory and interface devices > using only 16-bit or 8-bit access in a 32-bit architecture. Otherwise, > such attempts to use 32-bit read/write will result in the most > significant short-word or byte NOT to carry valid data value. > > TFTP does work writing directly into unprotected FLASH region if the > > CFG_DIRECT_FLASH_TFTP is defined in your include/configs/<board>.h file. >

1 0

[U-Boot-Users] Regarding memory commands
by Herekar, Aniruddha 09 Feb '06

09 Feb '06

Does memory commands mm, mw, mn and tftp work only with RAM memory and not flash (nor or nand) memory? If so are there any other commands other than 'cp' that can be used to write into flash (nor or nand) memory? With regards and thanks Aniruddha Herekar

3 2

RE: [U-Boot-Users] Regarding memory commands
by Herekar, Aniruddha 09 Feb '06

09 Feb '06

Hi, Thanks! As you said memory commands work in any memory region, is it only the internal flash memory or also external flash memory? By external memory I mean to say that the NOR or NAND memory is not in the processor chip (ARM). But NOR/NAND memories have separate chip and memory is mapped on to the ARM memory map. I suppose NAND memory has different command set like nand info, etc. Then are these (mm, mw, md, etc) commands applicable for NAND memory also? With regards and thanks Aniruddha Herekar -----Original Message----- From: S. Egbert [mailto:s.egbert@sbcglobal.net] Sent: Thursday, February 09, 2006 11:19 AM To: Herekar, Aniruddha Cc: u-boot-users(a)lists.sourceforge.net Subject: Re: [U-Boot-Users] Regarding memory commands Herekar, Aniruddha wrote: > Does memory commands mm, mw, mn and tftp work only with RAM memory and > not flash (nor or nand) memory? > > If so are there any other commands other than 'cp' that can be used to > write into flash (nor or nand) memory? > Basic memory commands (mm. mw) work in any memory region that the hardware supports. You will have to be mindful of certain memory and interface devices using only 16-bit or 8-bit access in a 32-bit architecture. Otherwise, such attempts to use 32-bit read/write will result in the most significant short-word or byte NOT to carry valid data value. TFTP does work writing directly into unprotected FLASH region if the CFG_DIRECT_FLASH_TFTP is defined in your include/configs/<board>.h file.

2 1

[U-Boot-Users] beginner with u-boot
by Pham, Son 09 Feb '06

09 Feb '06

Hello, I start using Abatron BDI2000/gdb for BDM. I have EST SBC8260 board and try to put u-boot onto this board. Take me a while to create a correct est8260.cfg file and now I able to "prog 00xFE000000 u-boot.bin BIN" onto this board at the flash 0xFE000000. After I "reset run", look like u-boot does not relocate to RAM. I can tell it maps to 0x40000000: BDI>md 0x40000000 40000000 : 0e0e0e0e 0e0e0e0e 34343434 34343434 ........44444444 40000010 : 8e8e8e8e 8e8e8e8e 05050505 05050505 ................ BDI>md 0x40000100 40000100 : 3aa00001 60000000 48000010 00000000 :...`...H....... 40000110 : 3aa00002 48000004 7ca000a6 4800305d :...H...|...H.0] 40000120 : 3c60f001 80830104 38a07fff 7c842838 <`......8...|.(8 40000130 : 90830104 3c604000 60630000 38630148 ....<`@.`c..8c.H 40000140 : 7c6803a6 4e800020 3c60f000 60613f80 |h..N.. <`..`a?. 40000150 : 38000000 9401fffc 9401fffc 48000005 8...........H... 40000160 : 7dc802a6 800e33fc 7dc07214 48003899 }.....3.}.r.H.8. 40000170 : 7ea3ab78 48004629 00000000 00000000 ~..xH.F)........ BDI>md 0 00000000 : 00000000 00000000 00000000 00000000 ................ 00000010 : 00000000 00000000 00000000 00000000 ................ BDI>i Target CPU : MPC82xx (Groucho) Target state : debug mode Debug entry cause : <reserved 0> Current PC : 0x00000210 Current CR : 0x20000002 Current MSR : 0x00000000 Current LR : 0x40003c0c Look like it stops at 0x00000210. Also I could not able to write to 0x0. I followed section 10.1.1 Debugging of U-boot before relocation and got some error: [root@penrock u-boot-1.1.4]# /opt/eldk/usr/bin/ppc_82xx-gdb u-boot GNU gdb Red Hat Linux (6.3.0.0-1.21_1rh) Copyright 2004 Free Software Foundation, Inc. GDB is free software, covered by the GNU General Public License, and you are welcome to change it and/or distribute copies of it under certain conditions. Type "show copying" to see the conditions. There is absolutely no warranty for GDB. Type "show warranty" for details. This GDB was configured as "--host=i386-redhat-linux --target=ppc-linux"... (gdb) target remote 192.168.43.88:2001 Remote debugging using 192.168.43.88:2001 0x00000210 in ?? () (gdb) b cpu_init_f Breakpoint 1 at 0x40003a1c: file cpu_init.c, line 111. (gdb) c Continuing. Warning: Cannot insert breakpoint 1. Error accessing memory address 0x40003a1c: Unknown error 4294967295. This EST SBC8260 has 16M RAM, so I changed the sbc8260.h from 64 to 16. Even I tried both and have the same problem. I am a beginner of BDI2000/gdb, EST8260 and U-boot. I would like someone explain me what I already done and please show me how to debug u-boot and show me to make uboot is run on this board. Please details as much as you can. I am looking forward. Thanks!

2 1

[U-Boot-Users] Capture of the returned value in cmdline
by do 09 Feb '06

09 Feb '06

Hello, Is this possible to capture value returned by the function, which implement some command (for example do_printenv), from commandline in u-boot and for example write it to some shell variable? Is this also possible with standalone programs like examples/hello_world.c? By the way, what is the usage/application of the flag argument in command function declaration, for example: int do_printenv(cmd_tbl_t * cmdtp, int flag, int argc, char * argv[]); Best regards!

2 1

[U-Boot-Users] burst read for drivers/cfi_flash.c
by Hiroki Kaminaga 08 Feb '06

08 Feb '06

Hi, Is burst read in drivers/cfi_flash.c theoretically possible? I see write buffer implementation in cfi_flash.c, I see write buffer and output buffer in diagram in Q-FLASH MEMORY MT28F128J3 document (pdf), so I hope it is possible. Otherwise fastest block read (say 1 page, 0x1000 bytes) is this?! static inline void __copy_page(unsigned long *dst, unsigned long *src) { unsigned long *end = src + 0x1000; while (src != end) *dst++ = *src++; } Thanks in advance. HK. --

1 0

[U-Boot-Users] [PATCH]Another NAND Flash chip support
by Aubrey 08 Feb '06

08 Feb '06

This patch adds the support for one of the ST NAND flash chips, the part number is "NAND128W3A". =========================================================== diff -u -r1.1.1.1 -r1.2 --- nand.h 13 Mar 2005 21:31:43 -0000 1.1.1.1 +++ nand.h 8 Feb 2006 06:53:26 -0000 1.2 @@ -129,6 +129,7 @@ */ #define NAND_MFR_TOSHIBA 0x98 #define NAND_MFR_SAMSUNG 0xec +#define NAND_MFR_ST 0x20 =========================================================== diff -u -r1.1.1.1 -r1.2 --- nand_ids.h 13 Mar 2005 21:31:43 -0000 1.1.1.1 +++ nand_ids.h 8 Feb 2006 06:53:26 -0000 1.2 @@ -47,6 +47,7 @@ {"Samsung unknown 4Mb", NAND_MFR_SAMSUNG, 0xe5, 22, 0, 2, 0x2000}, {"Samsung KM29U64000", NAND_MFR_SAMSUNG, 0xe6, 23, 0, 2, 0x2000}, {"Samsung KM29W16000", NAND_MFR_SAMSUNG, 0xea, 21, 1, 2, 0x1000}, + {"ST NAND128W3A", NAND_MFR_ST, 0x73, 24, 0, 2, 0x4000}, {NULL,} }; Thanks -Aubrey

1 0

[U-Boot-Users] 21143 w/ QS6611 Transeiver
by David Clark 07 Feb '06

07 Feb '06

Has anybody successfully supported, in U-Boot, the combination 21143 Ethernet Controller and QS6611 SYM PHY Transceiver. I am porting U-Boot to a custom board based on the MPC8245 PowerPC and am attempting to support the PMC400 from AcQuisition Technology (www.acq.nl). This Ethernet card has the mentioned combination of chips (Intel 21143 and QS6611). I have verified that U-Boot is communicating appropriately with the 21143 (dc2114x.c) but as far as I can tell nothing is getting beyond that chip. This card is supported in Linux using the Tulip driver and I have begun pouring over that source code as well as the 21143 and QS6611 data sheets. If anybody has already been through this and has any suggestions, or sample source code, it would be much appreciated. Thank You, David Clark __________________________________________________ Do You Yahoo!? Tired of spam? Yahoo! Mail has the best spam protection around http://mail.yahoo.com

1 0