October 2004 - U-Boot

[U-Boot-Users] New Resend : [patch][cvs] A fix in main.c
by Sam Song 10 Jan '05

10 Jan '05

Hello Thomas, I misused CONFIG_MENUKEY in my test program and found an error but not quite sure. Pls check it. BTW, CONFIG_MENUKEY and CONFIG_MENUCOMMAND is only used in the AmigaOneG3SE board, which you maintaine. I didn't see their info in README. Could you pls explain the usage or even better send a patch in README? Thanks a lot. Sorry, Thomas. I had sent you the 'same' mail two times. I didn't do it on purpose. First patch was broken by mail warper, which couldn't apply. Second was a misoperation. This one could be the correct one, I hope. Sam * Patch by Sam Song, 10 October 2004: - Fix a parameter of run_command in main.c Index: common/main.c =================================================================== RCS file: /cvsroot/u-boot/u-boot/common/main.c,v retrieving revision 1.20 diff -p -u -r1.20 main.c --- common/main.c 23 Apr 2004 20:32:06 -0000 1.20 +++ common/main.c 10 Oct 2004 00:51:18 -0000 @@ -432,7 +432,7 @@ void main_loop (void) s = getenv("menucmd"); if (s) { # ifndef CFG_HUSH_PARSER - run_command (s, bd, 0); + run_command (s, 0); # else parse_string_outer(s, FLAG_PARSE_SEMICOLON | FLAG_EXIT_FROM_LOOP); _________________________________________________________ Do You Yahoo!? 150万曲MP3疯狂搜，带您闯入音乐殿堂 http://music.yisou.com/ 美女明星应有尽有，搜遍美图、艳图和酷图 http://image.yisou.com 1G就是1000兆，雅虎电邮自助扩容！ http://cn.rd.yahoo.com/mail_cn/tag/1g/*http://cn.mail.yahoo.com/event/mail_…

2 1

[U-Boot-Users] [PATCH] NE2000 support
by Christian Pell 09 Jan '05

09 Jan '05

Hi, here is the CHANGELOG entry (more information in the README included in the patch): * Patch by Christian Pellegrin, 24 September 2004: Added support for NE2000 compatible (DP8390, DP83902) NICs. I provide a tarball with new files (just unpack in the U-Boot top directory) and the diff that touches just drivers/Makefile. Any comments welcome! -- Christian Pellegrin <chri(a)ascensit.com>, <c.pellegrin(a)eurotech.it>, <chri(a)infis.univ.ts.it>, <c.pellegrin(a)exadron.com>

2 1

[U-Boot-Users] [U-Boot-Users][PATCH] to add COBRA5272-board-support
by Florian Schlote 09 Jan '05

09 Jan '05

Hi Wolfgang, Please find attached a patch (gzip) that adds (SenTec-)COBRA5272-board-support. The diff is done against the 1.1.1 version. Thanks to Josef Baumgartner for a his good work creating the coldfire support. --- CHANGELOG * Patch by Florian Schlote Added support for SenTec-COBRA5272-board (Coldfire) --- Best regards & thanks for integration, Florian --- mailto: FMWWS(a)gmx.de

2 1

[U-Boot-Users] [PATCH] mpc824x: set PCI latency timer to a sane value.
by gleb＠nbase.co.il 09 Jan '05

09 Jan '05

It is 0 after reset. -- Gleb.

2 1

[U-Boot-Users] [PATCH] Fpga bitstream load support
by Kurt Stremerch 09 Jan '05

09 Jan '05

Hi all. This patch, against current cvs, adds the option loadb to the fpga command. The option allows users to configure a fpga directly with a bitstream stored in memory. Actually, the configuration is still done by fpga_load(), except the necessary bitswapping is applied on the configuration data before calling it. For now, only Xilinx bitstreams are supported. In FPGA_DEBUG mode, the loadb option can print bitstream project details like the design name, part number, date/time and the length of bitstream. Regards Kurt CHANGELOG: * Patch by Kurt Stremerch, 03 September 2004: Add bitstream configuration option for fpga command (Xilinx only).

2 1

[U-Boot-Users] [PATCH] Spartan2E family support
by Kurt Stremerch 09 Jan '05

09 Jan '05

Hi all. This small patch, against current cvs, adds Xilinx Spartan2E support. Only the bitstream size differs from the Spartan2 family but the configuration method stays the same. Regards Kurt CHANGELOG: * Patch by Kurt Stremerch, 03 September 2004: Add Xilinx Spartan2E family fpga support

2 1

[U-Boot-Users] [PATCH]: Support for EP8260 H2 (300MHz)
by Jeff Angielski 09 Jan '05

09 Jan '05

I was going through my records and noticed that I neglected to send in the updated patch for this hardware. The problem with the original patch I submitted was that the SYPCR[BMT] was not being set to 0x6 (48 clocks) as specified in the latest revision of the user manual. Without studying the design in detail, I am not sure why this is the case. However, if the BMT is not set to 0x6, FCC3 will generate TX buffer underrun errors for larger packets when used in Linux. In any event, here is the patch that adds support for this latest H2 version of the EP8260 board from Embedded Planet. CHANGELOG * Patch by Jeff Angielski, 02 Sep 2004 - Added support for H2 revision of the EP8260 board. Fixed the formatting for some of the EP8260 related source files. Jeff Angielski

3 5

[U-Boot-Users] [PATCH] MPC85XX ADS/CDS Fix environment saving
by Jon Loeliger 09 Jan '05

09 Jan '05

Wolfgang, Here is a patch to correct the sizes of the monitor used by the CFI driver to mark sectors for read-only status. With this patch, we can once again save the environment on the MPC85xx ADS and CDS releases. Thanks, jdl * Patch by Jon Loeliger, 02-Sep-2004: Reset monitor size back to 256 so environment can be written to flash on MPC85xx ADS and CDS releases. Index: include/configs/MPC8540ADS.h =================================================================== RCS file: /cvsroot/u-boot/u-boot/include/configs/MPC8540ADS.h,v retrieving revision 1.1.1.1.4.15 retrieving revision 1.1.1.1.4.16 diff -u -r1.1.1.1.4.15 -r1.1.1.1.4.16 --- include/configs/MPC8540ADS.h 2004/08/18 16:08:50 1.1.1.1.4.15 +++ include/configs/MPC8540ADS.h 2004/08/30 18:48:44 1.1.1.1.4.16 @@ -264,7 +264,7 @@ #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET -#define CFG_MONITOR_LEN (512 * 1024) /* Reserve 256 kB for Mon */ +#define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ #define CFG_MALLOC_LEN (128 * 1024) /* Reserved for malloc */ /* Serial Port */ Index: include/configs/MPC8541CDS.h =================================================================== RCS file: /cvsroot/u-boot/u-boot/include/configs/Attic/MPC8541CDS.h,v retrieving revision 1.1.2.1 retrieving revision 1.1.2.2 diff -u -r1.1.2.1 -r1.1.2.2 --- include/configs/MPC8541CDS.h 2004/08/20 17:20:17 1.1.2.1 +++ include/configs/MPC8541CDS.h 2004/08/30 18:43:54 1.1.2.2 @@ -254,7 +254,7 @@ #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET -#define CFG_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Mon */ +#define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ #define CFG_MALLOC_LEN (128 * 1024) /* Reserved for malloc */ /* Serial Port */ Index: include/configs/MPC8555CDS.h =================================================================== RCS file: /cvsroot/u-boot/u-boot/include/configs/Attic/MPC8555CDS.h,v retrieving revision 1.1.4.22 retrieving revision 1.1.4.23 diff -u -r1.1.4.22 -r1.1.4.23 --- include/configs/MPC8555CDS.h 2004/08/20 17:20:17 1.1.4.22 +++ include/configs/MPC8555CDS.h 2004/08/30 18:43:54 1.1.4.23 @@ -254,7 +254,7 @@ #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET -#define CFG_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Mon */ +#define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ #define CFG_MALLOC_LEN (128 * 1024) /* Reserved for malloc */ /* Serial Port */ Index: include/configs/MPC8560ADS.h =================================================================== RCS file: /cvsroot/u-boot/u-boot/include/configs/MPC8560ADS.h,v retrieving revision 1.1.1.1.4.16 retrieving revision 1.1.1.1.4.17 diff -u -r1.1.1.1.4.16 -r1.1.1.1.4.17 --- include/configs/MPC8560ADS.h 2004/08/18 16:08:50 1.1.1.1.4.16 +++ include/configs/MPC8560ADS.h 2004/08/30 18:48:44 1.1.1.1.4.17 @@ -267,7 +267,7 @@ #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET -#define CFG_MONITOR_LEN (512 * 1024) /* Reserve 256 kB for Mon */ +#define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ #define CFG_MALLOC_LEN (128 * 1024) /* Reserved for malloc */ /* Serial Port */

2 1

[U-Boot-Users] .bss section problem
by Paolo Broggini 09 Jan '05

09 Jan '05

Hi there, I'm working on the port of U-Boot to a new custom board based on the i.MX1 (ARM920T). I noticed that in the start.S the code in which the .bss will be cleared, loops until _bss_start != _bss_end i.e. clear_bss: ldr r0, _bss_start /* find start of bss segment */ add r0, r0, #4 /* start at first byte of bss */ ldr r1, _bss_end /* stop here */ mov r2, #0x00000000 /* clear */ clbss_l:str r2, [r0] /* clear loop... */ add r0, r0, #4 cmp r0, r1 bne clbss_l So, when _bss_end is not forced to be .ALIGNED(4) like the _bss_start is, the code may loops till it crashs :-( This is what actually happened in my case. Now to fix the problem on my port I changed my u-boot.lds as: . = ALIGN(4); __bss_start = .; .bss : { *(.bss) } _end = ALIGN(4); and to be consistent I replaced the 'bne clbss_1' with 'ble clbss_1' instruction. I was wondering if I'm missing something on the linker directives or indeed it is small bug. Thanks for your suggestions, -Paolo Broggini

2 1

[U-Boot-Users] Ping issue
by Vidya S 07 Dec '04

07 Dec '04

Hi, I am using smc91111.c driver of u-boot. all my network functionalities are working well. i am able to ping an other ip address and i get a message that the host is alive or not. Only problem is, when someone pings the target ip (my network card ip), it says destination not reachable. Is this really a problem? if so, pls help me solving it. regards vidya

5 8

[U-Boot-Users] [patch][cvs] A fix in main.c
by Sam Song 01 Dec '04

01 Dec '04

Hello Thomas, I misused CONFIG_MENUKEY in my test program and found an error but not quite sure. Pls check it. BTW, CONFIG_MENUKEY and CONFIG_MENUCOMMAND is only used in the AmigaOneG3SE board, which you maintaine. I didn't see their info in README. Could you pls explain the usage or even better send a patch in README? Thanks a lot. * Patch by Sam Song, 10 October 2004: - Fix a parameter of run_command in main.c Index: common/main.c =================================================================== RCS file: /cvsroot/u-boot/u-boot/common/main.c,v retrieving revision 1.20 diff -p -u -r1.20 main.c --- common/main.c 23 Apr 2004 20:32:06 -0000 1.20 +++ common/main.c 10 Oct 2004 00:51:18 -0000 @@ -432,7 +432,7 @@ void main_loop (void) s = getenv("menucmd"); if (s) { # ifndef CFG_HUSH_PARSER - run_command (s, bd, 0); + run_command (s, 0); # else parse_string_outer(s, FLAG_PARSE_SEMICOLON | FLAG_EXIT_FROM_LOOP); ===== Best regards, Sam _________________________________________________________ Do You Yahoo!? 150万曲MP3疯狂搜，带您闯入音乐殿堂 http://music.yisou.com/ 美女明星应有尽有，搜遍美图、艳图和酷图 http://image.yisou.com 1G就是1000兆，雅虎电邮自助扩容！ http://cn.rd.yahoo.com/mail_cn/tag/1g/*http://cn.mail.yahoo.com/event/mail_…

2 2

RE: [U-Boot-Users] CFI driver
by York Sun 29 Nov '04

29 Nov '04

Here is the patch. Regards, York --- u-boot-pq3-base/drivers/cfi_flash.c 2004-08-06 13:08:19.000000000 -0500 +++ u-boot-pq3-for-release/drivers/cfi_flash.c 2004-10-27 16:02:34.028749216 -0500 @@ -10,6 +10,11 @@ * Ed Okerson * Modified to work with little-endian systems. * + * Copyright (C) 2004 + * York Sun + * Modified to support 8-bit port and 32-bit chip, not verified + * Modified to support polling DQ7 and DQ6 for AMD flash + * * See file CREDITS for list of people who contributed to this * project. * @@ -33,16 +38,29 @@ * 01/22/2004 - Write performance enhancements for parallel chips (Tolunay) * 01/23/2004 - Support for x8/x16 chips (Rune Raknerud) * 01/27/2004 - Little endian support Ed Okerson + * 10/26/2004 - Revised to support polling DQ7 and DQ6 for AMD flash + * and to support 8-bit port width on 8-bit chip + * and 32/64-bit port width on 32-bit chip (not verified) by York Sun + * According to AMD technical support: It is a good practice + * to the use exact where data is being written to when using + * "DQ6" method, even though in theory you don't have to. * * Tested Architectures * Port Width Chip Width # of banks Flash Chip Board * 32 16 1 28F128J3 seranoa/eagle * 64 16 1 28F128J3 seranoa/falcon + * 16 16 2 AM29LV641DH MPC8555CDS rev 1.0 + * 16 16 2 AM29LV641MH MPC8555CDS rev 1.0 * */ /* The DEBUG define must be before common to enable debugging */ -/* #define DEBUG */ +/* #define DEBUG */ + +#define POLLING_AMD_DQ6 +#ifndef POLLING_AMD_DQ6 +#define POLLING_AMD_DQ7 /* To use polling DQ7 instead of DQ6 for AMD algorithm */ +#endif #include <common.h> #include <asm/processor.h> @@ -105,6 +123,10 @@ #define AMD_CMD_UNLOCK_START 0xAA #define AMD_CMD_UNLOCK_ACK 0x55 +#define AMD_DQ7 0x80 +#define AMD_DQ5 0x20 +#define AMD_STATUS_TIMEOUT 0x20 + #define AMD_STATUS_TOGGLE 0x40 #define AMD_STATUS_ERROR 0x20 #define AMD_ADDR_ERASE_START 0x555 @@ -174,14 +196,14 @@ static void flash_make_cmd (flash_info_t * info, uchar cmd, void *cmdbuf); static void flash_write_cmd (flash_info_t * info, flash_sect_t sect, uint offset, uchar cmd); static void flash_unlock_seq (flash_info_t * info, flash_sect_t sect); -static int flash_isequal (flash_info_t * info, flash_sect_t sect, uint offset, uchar cmd); -static int flash_isset (flash_info_t * info, flash_sect_t sect, uint offset, uchar cmd); -static int flash_toggle (flash_info_t * info, flash_sect_t sect, uint offset, uchar cmd); +static int flash_isequal (flash_info_t * info, cfiptr_t cptr, uchar cmd); +static int flash_isset (flash_info_t * info, cfiptr_t cptr, uchar cmd); +static int flash_toggle (flash_info_t * info, cfiptr_t cptr, uchar cmd); static int flash_detect_cfi (flash_info_t * info); static ulong flash_get_size (ulong base, int banknum); static int flash_write_cfiword (flash_info_t * info, ulong dest, cfiword_t cword); -static int flash_full_status_check (flash_info_t * info, flash_sect_t sector, - ulong tout, char *prompt); +static int Data_Polling_Check(flash_info_t * info, cfiptr_t cptr, cfiword_t cword); +static int flash_full_status_check (flash_info_t * info, cfiptr_t cptr, cfiword_t cword, ulong tout, char *prompt); #ifdef CFG_FLASH_USE_BUFFER_WRITE static int flash_write_cfibuffer (flash_info_t * info, ulong dest, uchar * cp, int len); #endif @@ -189,9 +211,21 @@ /*---------------------------------------------------------------------- - * create an address based on the offset and the port width */ +static const uint offset_multiply[9][5]={ /* chip width = 0 (dummy), 1 (8-bit), 2 (16-bit), 3 (dummy), 4(32-bit) */ + {0,0,0,0,0}, /* dummy */ + {0,2,0,0,0}, /* port width = 1 (8-bit) */ + {0,4,2,0,0}, /* port width = 2 (16-bit) */ + {0,0,0,0,0}, /* dummy */ + {0,8,4,0,4}, /* port width = 4 (32-bit) */ + {0,0,0,0,0}, /* 5, dummy */ + {0,0,0,0,0}, /* 6, dummy */ + {0,0,0,0,0}, /* 7, dummy */ + {0,16,8,0,8}, /* port width = 8 (64-bit) */ + }; + inline uchar *flash_make_addr (flash_info_t * info, flash_sect_t sect, uint offset) { - return ((uchar *) (info->start[sect] + (offset * info->portwidth))); + return ((uchar *) (info->start[sect] + (offset * offset_multiply[info->portwidth][info->chipwidth]))); } #ifdef DEBUG @@ -347,8 +381,12 @@ { int rcode = 0; int prot; + cfiword_t cword; + cfiptr_t cptr; flash_sect_t sect; + cword.c = 0xff; + if (info->flash_id != FLASH_MAN_CFI) { puts ("Can't erase unknown flash type - aborted\n"); return 1; @@ -393,11 +431,11 @@ info->vendor); break; } - - if (flash_full_status_check - (info, sect, info->erase_blk_tout, "erase")) { + cptr.cp = flash_make_addr(info,sect,0); + if (flash_full_status_check(info,cptr,cword, info->erase_blk_tout,"erase") ) { rcode = 1; - } else + } + else putc ('.'); } } @@ -416,8 +454,43 @@ return; } - printf ("CFI conformant FLASH (%d x %d)", + printf ("CFI compatible FLASH (%d port width with %d chip width)\n", (info->portwidth << 3), (info->chipwidth << 3)); + printf ("Command set is "); + switch (info->vendor) { + case CFI_CMDSET_INTEL_EXTENDED: + printf ("Intel/Sharp extended\n"); + break; + case CFI_CMDSET_AMD_STANDARD: + printf ("AMD/Fujitsu standard. "); +#ifdef POLLING_AMD_DQ7 + printf ("Driver is polling DQ7 for status checking.\n"); +#else + printf ("Driver is polling DQ6 for status checking.\n"); +#endif + break; + case CFI_CMDSET_INTEL_STANDARD: + printf ("Intel/Sharp standard\n"); + break; + case CFI_CMDSET_AMD_EXTENDED: + printf ("AMD/Fujitsu extended\n"); +#ifdef POLLING_AMD_DQ7 + printf ("Driver is polling DQ7 for status checking.\n"); +#else + printf ("Driver is polling DQ6 for status checking.\n"); +#endif + break; + case CFI_CMDSET_MITSU_STANDARD: + printf ("Mitsubishi standard\n"); + break; + case CFI_CMDSET_MITSU_EXTENDED: + printf ("Mitsubishi extendend\n"); + break; + default: + printf ("Not defined\n"); + break; + } + printf (" Size: %ld MB in %d Sectors\n", info->size >> 20, info->sector_count); printf (" Erase timeout %ld ms, write timeout %ld ms, buffer write timeout %ld ms, buffer size %d\n", @@ -482,6 +555,9 @@ int aln; cfiword_t cword; int i, rc; + ulong temp,count; + + count = cnt; #ifdef CFG_FLASH_USE_BUFFER_WRITE int buffered_size; @@ -522,6 +598,8 @@ cnt -= i; } #else + temp = 0; + printf("\n"); while (cnt >= info->portwidth) { cword.l = 0; for (i = 0; i < info->portwidth; i++) { @@ -531,6 +609,10 @@ return rc; wp += info->portwidth; cnt -= info->portwidth; + if (((count-cnt)>>10)>temp) { + temp=(count-cnt)>>10; + printf("\r%d KB",temp); + } } #endif /* CFG_FLASH_USE_BUFFER_WRITE */ if (cnt == 0) { @@ -568,7 +650,7 @@ flash_write_cmd (info, sector, 0, FLASH_CMD_PROTECT_CLEAR); if ((retcode = - flash_full_status_check (info, sector, info->erase_blk_tout, + flash_full_status_check (info, sector, 0,0,info->erase_blk_tout, prot ? "protect" : "unprotect")) == 0) { info->protect[sector] = prot; @@ -621,18 +703,22 @@ * flash_is_busy - check to see if the flash is busy * This routine checks the status of the chip and returns true if the chip is busy */ -static int flash_is_busy (flash_info_t * info, flash_sect_t sect) +static int flash_is_busy (flash_info_t * info, cfiptr_t cptr, cfiword_t cword) { int retval; switch (info->vendor) { case CFI_CMDSET_INTEL_STANDARD: case CFI_CMDSET_INTEL_EXTENDED: - retval = !flash_isset (info, sect, 0, FLASH_STATUS_DONE); + retval = !flash_isset (info, cptr, FLASH_STATUS_DONE); break; case CFI_CMDSET_AMD_STANDARD: case CFI_CMDSET_AMD_EXTENDED: - retval = flash_toggle (info, sect, 0, AMD_STATUS_TOGGLE); +#ifdef POLLING_AMD_DQ7 + retval = Data_Polling_Check (info, cptr, cword); /* data polling for D7 */ +#else + retval = flash_toggle (info, cptr, AMD_STATUS_TOGGLE); +#endif break; default: retval = 0; @@ -641,24 +727,109 @@ return retval; } + +/* ---------------------------------------------------------------------- + * Polling DQ5 for AMD flash + * Edited by York Sun (yorksun(a)freescale.com) + */ +static int flash_time_out (flash_info_t * info, cfiptr_t cptr, cfiword_t cword) +{ + int retval; + + switch (info->vendor) { + case CFI_CMDSET_AMD_STANDARD: + case CFI_CMDSET_AMD_EXTENDED: + retval = flash_isset (info, cptr, AMD_STATUS_TIMEOUT); + break; + default: + retval = 0; + } + debug ("flash_time_out: %d\n", retval); + return retval; +} + +/* ---------------------------------------------------------------------- + * Polling DQ7 for AMD flash + * Edited by York Sun (yorksun(a)freescale.com) + */ +static int Data_Polling_Check(flash_info_t * info, cfiptr_t cptr, cfiword_t cword) +{ + uchar read_data=0,polling_data=0; + + switch (info->portwidth) { + case FLASH_CFI_8BIT: + polling_data= cword.c; + break; + case FLASH_CFI_16BIT: + polling_data=(uchar) (cword.w & 0xff); + break; + case FLASH_CFI_32BIT: + polling_data=(uchar) (cword.l & 0xff); + break; + case FLASH_CFI_64BIT: + polling_data=(uchar) (cword.ll & 0xff); + break; + default: + printf("Error in function %s\n",__FUNCTION__); + } + do { + switch (info->portwidth) { + case FLASH_CFI_8BIT: + read_data = cptr.cp[0]; + break; + case FLASH_CFI_16BIT: + read_data = (uchar) (cptr.wp[0] & 0xff); + break; + case FLASH_CFI_32BIT: + read_data = (uchar) (cptr.lp[0] & 0xff); + break; + case FLASH_CFI_64BIT: + read_data = (uchar) (cptr.llp[0] & 0xff); + break; + } + if ((read_data & AMD_DQ7) == (polling_data & AMD_DQ7)) + break; + } while ((read_data & AMD_DQ5) != (uchar) AMD_DQ5); + switch (info->portwidth) { + case FLASH_CFI_8BIT: + read_data = cptr.cp[0]; + break; + case FLASH_CFI_16BIT: + read_data = (uchar) (cptr.wp[0] & 0xff); + break; + case FLASH_CFI_32BIT: + read_data = (uchar) (cptr.lp[0] & 0xff); + break; + case FLASH_CFI_64BIT: + read_data = (uchar) (cptr.llp[0] & 0xff); + break; + } + if ((read_data & AMD_DQ7) != (polling_data & AMD_DQ7)) + return ERR_TIMOUT; + else + return ERR_OK; +} + /*---------------------------------------------------------------------- - * wait for XSR.7 to be set. Time out with an error if it does not. * This routine does not set the flash to read-array mode. + * get_timer does not always work. Polling DQ5 can get the time out info for AMD flash. */ -static int flash_status_check (flash_info_t * info, flash_sect_t sector, - ulong tout, char *prompt) +static int flash_status_check (flash_info_t * info, cfiptr_t cptr, cfiword_t cword, ulong tout, char *prompt) { - ulong start; + ulong start,now; /* Wait for command completion */ - start = get_timer (0); - while (flash_is_busy (info, sector)) { - if (get_timer (start) > info->erase_blk_tout * CFG_HZ) { - printf ("Flash %s timeout at address %lx data %lx\n", - prompt, info->start[sector], - flash_read_long (info, sector, 0)); - flash_write_cmd (info, sector, 0, info->cmd_reset); - return ERR_TIMOUT; + start = get_timer (0); + while (flash_is_busy (info, cptr,cword)) { + if ((flash_time_out(info,cptr,cword)) || \ + ((now=get_timer (start)) > info->erase_blk_tout * CFG_HZ)) { + if (flash_is_busy (info, cptr,cword)) { + printf ("Flash %s timeout at address %lx data %lx\n",\ + prompt, (ulong)cptr.cp,cword.l); + flash_write_cmd (info, 0, 0, info->cmd_reset); + return ERR_TIMOUT; + } } } return ERR_OK; @@ -668,36 +839,34 @@ * Wait for XSR.7 to be set, if it times out print an error, otherwise do a full status check. * This routine sets the flash to read-array mode. */ -static int flash_full_status_check (flash_info_t * info, flash_sect_t sector, - ulong tout, char *prompt) +static int flash_full_status_check (flash_info_t * info, cfiptr_t cptr, cfiword_t cword, ulong tout, char *prompt) { int retcode; - retcode = flash_status_check (info, sector, tout, prompt); + retcode = flash_status_check (info, cptr, cword, tout, prompt); switch (info->vendor) { case CFI_CMDSET_INTEL_EXTENDED: case CFI_CMDSET_INTEL_STANDARD: if ((retcode != ERR_OK) - && !flash_isequal (info, sector, 0, FLASH_STATUS_DONE)) { + && !flash_isequal (info, cptr, FLASH_STATUS_DONE)) { retcode = ERR_INVAL; - printf ("Flash %s error at address %lx\n", prompt, - info->start[sector]); - if (flash_isset (info, sector, 0, FLASH_STATUS_ECLBS | FLASH_STATUS_PSLBS)) { + printf ("Flash %s error at address %lx\n", prompt,(ulong)cptr.cp); + if (flash_isset (info, cptr, FLASH_STATUS_ECLBS | FLASH_STATUS_PSLBS)) { puts ("Command Sequence Error.\n"); - } else if (flash_isset (info, sector, 0, FLASH_STATUS_ECLBS)) { + } else if (flash_isset (info, cptr, FLASH_STATUS_ECLBS)) { puts ("Block Erase Error.\n"); retcode = ERR_NOT_ERASED; - } else if (flash_isset (info, sector, 0, FLASH_STATUS_PSLBS)) { + } else if (flash_isset (info, cptr, FLASH_STATUS_PSLBS)) { puts ("Locking Error\n"); } - if (flash_isset (info, sector, 0, FLASH_STATUS_DPS)) { + if (flash_isset (info, cptr, FLASH_STATUS_DPS)) { puts ("Block locked.\n"); retcode = ERR_PROTECTED; } - if (flash_isset (info, sector, 0, FLASH_STATUS_VPENS)) + if (flash_isset (info, cptr, FLASH_STATUS_VPENS)) puts ("Vpp Low Error.\n"); } - flash_write_cmd (info, sector, 0, FLASH_CMD_RESET); + flash_write_cmd (info, 0,0, FLASH_CMD_RESET); break; default: break; @@ -762,9 +931,16 @@ uint stmpi; #endif uchar *cp = (uchar *) cmdbuf; - - for (i = 0; i < info->portwidth; i++) - *cp++ = ((i + 1) % info->chipwidth) ? '\0' : cmd; + if (info->chipwidth < FLASH_CFI_BY32) { + for (i = 0; i < info->portwidth; i++) + *cp++ = ((i + 1) % info->chipwidth) ? '\0' : cmd; + } + else { + ushort *ccp= (ushort *) cmdbuf; + ushort cmd_16= cmd + cmd * 256; + for (i = 0; i< info->portwidth; i=i+2) + *ccp++= ((i + 2) % info->chipwidth) ? '\0' :cmd_16; + } #if defined(__LITTLE_ENDIAN) switch (info->portwidth) { case FLASH_CFI_8BIT: @@ -797,20 +973,18 @@ flash_make_cmd (info, cmd, &cword); switch (info->portwidth) { case FLASH_CFI_8BIT: - debug ("fwc addr %p cmd %x %x 8bit x %d bit\n", addr.cp, cmd, - cword.c, info->chipwidth << CFI_FLASH_SHIFT_WIDTH); + debug ("fwc issues cmd %x to addr %p with %x,\nassuming flash port width 8bit, chip width %d bit\n",\ + cmd, addr.cp, cword.c, info->chipwidth << CFI_FLASH_SHIFT_WIDTH); *addr.cp = cword.c; break; case FLASH_CFI_16BIT: - debug ("fwc addr %p cmd %x %4.4x 16bit x %d bit\n", addr.wp, - cmd, cword.w, - info->chipwidth << CFI_FLASH_SHIFT_WIDTH); + debug ("fwc issues cmd %x to addr %p with %4.4x,\nassuming flash port width 16bit, chip width %d bit\n",\ + cmd, addr.wp, cword.w, info->chipwidth << CFI_FLASH_SHIFT_WIDTH); *addr.wp = cword.w; break; case FLASH_CFI_32BIT: - debug ("fwc addr %p cmd %x %8.8lx 32bit x %d bit\n", addr.lp, - cmd, cword.l, - info->chipwidth << CFI_FLASH_SHIFT_WIDTH); + debug ("fwc issues cmd %x to addr %p with %8.8lx,\nassuming flash port width 32bit, chip width %d bit\n",\ + cmd, addr.lp, cword.l, info->chipwidth << CFI_FLASH_SHIFT_WIDTH); *addr.lp = cword.l; break; case FLASH_CFI_64BIT: @@ -820,9 +994,8 @@ print_longlong (str, cword.ll); - debug ("fwrite addr %p cmd %x %s 64 bit x %d bit\n", - addr.llp, cmd, str, - info->chipwidth << CFI_FLASH_SHIFT_WIDTH); + debug ("fwrite issues cmd %x to addr %p with %s,\nassuming flash port width 64 bit, chip width %d bit\n",\ + cmd, addr.llp, str, info->chipwidth << CFI_FLASH_SHIFT_WIDTH); } #endif *addr.llp = cword.ll; @@ -838,27 +1011,25 @@ /*---------------------------------------------------------------------- - */ -static int flash_isequal (flash_info_t * info, flash_sect_t sect, uint offset, uchar cmd) +static int flash_isequal (flash_info_t * info, cfiptr_t cptr, uchar cmd) { - cfiptr_t cptr; cfiword_t cword; int retval; - cptr.cp = flash_make_addr (info, sect, offset); flash_make_cmd (info, cmd, &cword); - debug ("is= cmd %x(%c) addr %p ", cmd, cmd, cptr.cp); + debug ("expecting net value is %x(%c) at addr %p,\n", cmd, cmd, cptr.cp); switch (info->portwidth) { case FLASH_CFI_8BIT: - debug ("is= %x %x\n", cptr.cp[0], cword.c); + debug ("expected read value %x, actual read %x\n", cword.c,cptr.cp[0]); retval = (cptr.cp[0] == cword.c); break; case FLASH_CFI_16BIT: - debug ("is= %4.4x %4.4x\n", cptr.wp[0], cword.w); + debug ("expected read value %4.4x, actual read %4.4x\n", cword.w,cptr.wp[0]); retval = (cptr.wp[0] == cword.w); break; case FLASH_CFI_32BIT: - debug ("is= %8.8lx %8.8lx\n", cptr.lp[0], cword.l); + debug ("expected read value %8.8lx, actual read %8.8lx\n", cword.l,cptr.lp[0]); retval = (cptr.lp[0] == cword.l); break; case FLASH_CFI_64BIT: @@ -869,7 +1040,7 @@ print_longlong (str1, cptr.llp[0]); print_longlong (str2, cword.ll); - debug ("is= %s %s\n", str1, str2); + debug ("expected read vaule is %s, actual read %s\n", str2, str1); } #endif retval = (cptr.llp[0] == cword.ll); @@ -883,13 +1054,11 @@ /*---------------------------------------------------------------------- - */ -static int flash_isset (flash_info_t * info, flash_sect_t sect, uint offset, uchar cmd) +static int flash_isset (flash_info_t * info, cfiptr_t cptr, uchar cmd) { - cfiptr_t cptr; cfiword_t cword; int retval; - cptr.cp = flash_make_addr (info, sect, offset); flash_make_cmd (info, cmd, &cword); switch (info->portwidth) { case FLASH_CFI_8BIT: @@ -913,13 +1082,11 @@ /*---------------------------------------------------------------------- - */ -static int flash_toggle (flash_info_t * info, flash_sect_t sect, uint offset, uchar cmd) +static int flash_toggle (flash_info_t * info, cfiptr_t cptr, uchar cmd) { - cfiptr_t cptr; cfiword_t cword; int retval; - cptr.cp = flash_make_addr (info, sect, offset); flash_make_cmd (info, cmd, &cword); switch (info->portwidth) { case FLASH_CFI_8BIT: @@ -949,6 +1116,7 @@ */ static int flash_detect_cfi (flash_info_t * info) { + cfiptr_t cptr1,cptr2,cptr3; debug ("flash detect cfi\n"); for (info->portwidth = FLASH_CFI_8BIT; @@ -956,11 +1124,14 @@ for (info->chipwidth = FLASH_CFI_BY8; info->chipwidth <= info->portwidth; info->chipwidth <<= 1) { + cptr1.cp = flash_make_addr(info,0,FLASH_OFFSET_CFI_RESP); + cptr2.cp = flash_make_addr(info,0,FLASH_OFFSET_CFI_RESP + 1); + cptr3.cp = flash_make_addr(info,0,FLASH_OFFSET_CFI_RESP + 2); flash_write_cmd (info, 0, 0, FLASH_CMD_RESET); flash_write_cmd (info, 0, FLASH_OFFSET_CFI, FLASH_CMD_CFI); - if (flash_isequal (info, 0, FLASH_OFFSET_CFI_RESP, 'Q') - && flash_isequal (info, 0, FLASH_OFFSET_CFI_RESP + 1, 'R') - && flash_isequal (info, 0, FLASH_OFFSET_CFI_RESP + 2, 'Y')) { + if (flash_isequal (info, cptr1,'Q') + && flash_isequal (info, cptr2, 'R') + && flash_isequal (info, cptr3, 'Y')) { info->interface = flash_read_ushort (info, 0, FLASH_OFFSET_INTERFACE); debug ("device interface is %d\n", info->interface); @@ -992,6 +1163,7 @@ uchar num_erase_regions; int erase_region_size; int erase_region_count; + cfiptr_t cptr; info->start[0] = base; @@ -1044,10 +1216,9 @@ for (j = 0; j < erase_region_count; j++) { info->start[sect_cnt] = sector; sector += (erase_region_size * size_ratio); + cptr.cp = flash_make_addr(info,sect_cnt,FLASH_OFFSET_PROTECT); info->protect[sect_cnt] = - flash_isset (info, sect_cnt, - FLASH_OFFSET_PROTECT, - FLASH_STATUS_PROTECT); + flash_isset (info, cptr,FLASH_STATUS_PROTECT); sect_cnt++; } } @@ -1081,7 +1252,7 @@ cfiptr_t ctladdr; cfiptr_t cptr; - int flag; + int flag,retcode; ctladdr.cp = flash_make_addr (info, 0, 0); cptr.cp = (uchar *) dest; @@ -1142,7 +1313,8 @@ if (flag) enable_interrupts (); - return flash_full_status_check (info, 0, info->write_tout, "write"); + retcode = flash_full_status_check (info, cptr, cword, info->write_tout, "write"); + return flag; } #ifdef CFG_FLASH_USE_BUFFER_WRITE @@ -1181,7 +1353,7 @@ flash_write_cmd (info, sector, 0, FLASH_CMD_CLEAR_STATUS); flash_write_cmd (info, sector, 0, FLASH_CMD_WRITE_TO_BUFFER); if ((retcode = - flash_status_check (info, sector, info->buffer_write_tout, + flash_status_check (info, sector, 0,0,info->buffer_write_tout, "write to buffer")) == ERR_OK) { /* reduce the number of loops by the width of the port */ switch (info->portwidth) { @@ -1224,7 +1396,7 @@ flash_write_cmd (info, sector, 0, FLASH_CMD_WRITE_BUFFER_CONFIRM); retcode = - flash_full_status_check (info, sector, + flash_full_status_check (info, sector,0,0, info->buffer_write_tout, "buffer write"); }

4 4

[U-Boot-Users] Re: Problem building U-boot for RpxLite with Mpc823e
by Sam Song 28 Nov '04

28 Nov '04

Ccool <ccool(a)ninjatech.biz> wrote: > I was talking about Readme file : > "doc/README.RPXlite" file. I thought that > the section 1 might be obsolete. With the > documentation of my RPXlite, I > have'nt found any VisionClick flash programmer. A little hint: Pls make sure your board configuration. There are two type of RPXlite. One is CW,another DW. If it's CW,then RPXlite is what's your want.Or pls refer to RPXlite_DW board in u-boot cvs.There is another README in board/RPXlite_dw/ directory.I guess your target could be DW board because RPXlite CW was a old version board of EP. As for how to debug or program U-Boot with a flash programmer,just as Wolfgang said,read DULG. > I also tried the u-boot.srec, just in case the > S-record image would run=20 > better, but it did'nt. I guess that's why I'm > looking for someone who coul= > d=20 > give me a few hints about how to run u-boot. =20 There are some detailed points for a newbie to run u-boot.A good way is to list your process in details and consecution and some of us would see what's the wrong in that and give you a timely help. Good Luck! Sam _________________________________________________________ Do You Yahoo!? 150万曲MP3疯狂搜，带您闯入音乐殿堂 http://music.yisou.com/ 美女明星应有尽有，搜遍美图、艳图和酷图 http://image.yisou.com 1G就是1000兆，雅虎电邮自助扩容！ http://cn.rd.yahoo.com/mail_cn/tag/1g/*http://cn.mail.yahoo.com/event/mail_…

4 7

[U-Boot-Users] PATCH: Introducing CONFIG_BOARD_PRE_RESET
by Steven Scholz 23 Nov '04

23 Nov '04

Hi there, as mentioned on list before some boards/cpus might need some extra code to be executed _before_ rebooting. E.g. the i.MX hangs when doing "reset" while the LCD controller is still enabled. That is why I'd like to introduce CONFIG_BOARD_PRE_RESET and board_pre_reset(). The attached does exactly that. But only for cpu/arm920t. If wished I'll add the appropriate code to all cpu/$(CPU)/cpu.c files. * Patch by Steven Scholz, 25 Oct 2004: - Introducing CONFIG_BOARD_PRE_RESET and board_pre_reset() to allow code to be executed before actually rebooting -- Steven Scholz Index: board/mx1fs2/mx1fs2.c =================================================================== RCS file: /cvsroot/u-boot/u-boot/board/mx1fs2/mx1fs2.c,v retrieving revision 1.2 diff -p -u -r1.2 mx1fs2.c --- board/mx1fs2/mx1fs2.c 10 Oct 2004 18:41:10 -0000 1.2 +++ board/mx1fs2/mx1fs2.c 25 Oct 2004 13:32:14 -0000 @@ -123,3 +123,14 @@ show_boot_progress(int status) #endif return; } + +#ifdef CONFIG_BOARD_PRE_RESET +void board_pre_reset(void) +{ + /* we must disable the LCD controller before reboot + * otherwise the processor might hang */ + DR(3) &= ~0x00001000; + LCDC_RMCR &= ~RMCR_LCDC_EN; +} +#endif + Index: cpu/arm920t/cpu.c =================================================================== RCS file: /cvsroot/u-boot/u-boot/cpu/arm920t/cpu.c,v retrieving revision 1.3 diff -p -u -r1.3 cpu.c --- cpu/arm920t/cpu.c 8 Feb 2004 19:38:43 -0000 1.3 +++ cpu/arm920t/cpu.c 25 Oct 2004 13:32:14 -0000 @@ -127,6 +127,9 @@ int do_reset (cmd_tbl_t *cmdtp, int flag { extern void reset_cpu (ulong addr); disable_interrupts (); +#ifdef CONFIG_BOARD_PRE_RESET + board_pre_reset(); +#endif reset_cpu (0); /*NOTREACHED*/ Index: include/common.h =================================================================== RCS file: /cvsroot/u-boot/u-boot/include/common.h,v retrieving revision 1.46 diff -p -u -r1.46 common.h --- include/common.h 10 Oct 2004 18:41:14 -0000 1.46 +++ include/common.h 25 Oct 2004 13:32:15 -0000 @@ -318,6 +318,7 @@ int board_late_init (void); int board_postclk_init (void); /* after clocks/timebase, before env/serial */ int board_early_init_r (void); void board_poweroff (void); +void board_pre_reset (void); #if defined(CFG_DRAM_TEST) int testdram(void); Index: include/configs/mx1fs2.h =================================================================== RCS file: /cvsroot/u-boot/u-boot/include/configs/mx1fs2.h,v retrieving revision 1.1 diff -p -u -r1.1 mx1fs2.h --- include/configs/mx1fs2.h 1 Aug 2004 22:48:22 -0000 1.1 +++ include/configs/mx1fs2.h 25 Oct 2004 13:32:15 -0000 @@ -114,6 +114,7 @@ #define AUTOREFRESH_CMD 0xa10a8300 #define CONFIG_INIT_CRITICAL +#define CONFIG_BOARD_PRE_RESET 1 #define BUS32BIT_VERSION /*

3 12

[U-Boot-Users] Bug in cpu/arm920t/imx/speed.c
by Steven Scholz 23 Nov '04

23 Nov '04

Hi there, there are two bugs in cpu/arm920t/imx/speed.c preventing us from determine the correct speed of the processor. CHANGELOG: * Patch by Steven Scholz, 22 Oct 2004: - Fix masking bug in cpu/arm920t/imx/speed.c -- Steven Scholz imc Measurement & Control Index: u-boot.SoC/cpu/arm920t/imx/speed.c =================================================================== RCS file: /cvsroot/u-boot/u-boot/cpu/arm920t/imx/speed.c,v retrieving revision 1.1 diff -u -r1.1 speed.c --- u-boot.SoC/cpu/arm920t/imx/speed.c 9 Oct 2004 22:21:30 -0000 1.1 +++ u-boot.SoC/cpu/arm920t/imx/speed.c 22 Oct 2004 06:59:53 -0000 @@ -41,9 +41,9 @@ { /* FIXME: We assume System_SEL = 0 here */ u32 spctl0 = SPCTL0; + u32 mfn = (spctl0 >> 0) & 0x3ff; u32 mfi = (spctl0 >> 10) & 0xf; - u32 mfn = spctl0 & 0x3f; - u32 mfd = (spctl0 >> 16) & 0x3f; + u32 mfd = (spctl0 >> 16) & 0x3ff; u32 pd = (spctl0 >> 26) & 0xf; mfi = mfi<=5 ? 5 : mfi; @@ -55,9 +55,9 @@ { /* FIXME: We assume System_SEL = 0 here */ u32 mpctl0 = MPCTL0; + u32 mfn = (mpctl0 >> 0) & 0x3ff; u32 mfi = (mpctl0 >> 10) & 0xf; - u32 mfn = mpctl0 & 0x3f; - u32 mfd = (mpctl0 >> 16) & 0x3f; + u32 mfd = (mpctl0 >> 16) & 0x3ff; u32 pd = (mpctl0 >> 26) & 0xf; mfi = mfi<=5 ? 5 : mfi; @@ -74,7 +74,6 @@ ulong get_HCLK(void) { u32 bclkdiv = (( CSCR >> 10 ) & 0xf) + 1; - printf("bclkdiv: %d\n", bclkdiv); return get_systemPLLCLK() / bclkdiv; }

1 1

[U-Boot-Users] u-boot initialize PCI in ixdp425 platform ?
by Annamalai Prakash 04 Nov '04

04 Nov '04

Hi all , I m using u-boot 1.1.1 bootloader on my ixdp425. Everything is working fine.. i have connected miniPCI card in my board. I want know whether u-boot initialize PCI or not ?. coz in include/asm/arch/ixdp425.h, i seen the following lines. #if 0 #ifndef __ASSEMBLY__ extern int ixp425_pci_read(u32 addr, u32 cmd, u32* data); extern int ixp425_pci_write(u32 addr, u32 cmd, u32 data); extern void ixp425_pci_init(void *); #endif #endif My kernel doesnt identify that card also. #define IXP425_PERIPHERAL_BUS_CLOCK (66) /* 66Mhzi APB BUS */ The above line refers the PCI speed ?. Please clear my doubts ?.. Thanks Prakash

3 2

[U-Boot-Users] Another DHCP/BOOTP problem? (Was: "Re: U-Boot DHCP request does n ot time out." and "[PATCH] fix dhcp command retry")
by Larsson Roger 02 Nov '04

02 Nov '04

(resent - I can't find it on archieve) Hi, I see a similar problem to the one described in "Re: U-Boot DHCP request does not time out." with U-Boot 1.1.1.1 But I have not seen any patch from Pantelis. The only related message is "[PATCH] fix dhcp command retry" from Roger Blofeld Does that patch fix the problem? In my case I think the counter restarts at 1 but the reboot BOOTP does not work. If I interrupt (CTRL-C) and issue a 'reset' the BOOTP broad cast after reset works. How to reproduce: * Power on -> BOOTP boot into Linux * In Linux issue 'reboot' command * Warm booted U-BOOT runs into this problem. - - - * U-BOOT CTRL-C and 'reset' -> BOOTP boot into Linux /RogerL >From: Pantelis Antoniou <panto@in...> > Re: U-Boot DHCP request does not time out. > >2004-08-30 23:49 Wolfgang Denk wrote: >> In message <31ADFA827355984B9E2A161514595B561C33A9@lp...> you wrote: >> >>>OMAP1510 Innovator # dhcp >>>Using MAC Address 00:0B:36:00:03:FB >>>BOOTP broadcast 1 >>>BOOTP broadcast 2 >>>BOOTP broadcast 3 >>>BOOTP broadcast 4 >>>BOOTP broadcast 5 >>> >>>Retry count exceeded; starting again >>>BOOTP broadcast 6 >>>... >>>Retry count exceeded; starting again >>>BOOTP broadcast 13 >>>... >> >> >> I see. Same here. Something is really broken. >> >> Best regards, >> >> Wolfgang Denk >> > > I"ve had the same problems. > > Please bear it till I send a patch that fixes that > and a number of other issues in DHCP. > > Next week perhaps since I"m swamped right now. > > Regards > > Pantelis ########################################### This message has been scanned by F-Secure Anti-Virus for Microsoft Exchange. For more information, connect to http://www.F-Secure.com/

2 1

[U-Boot-Users] Hello world application running problem
by Jhavk 01 Nov '04

01 Nov '04

> I have read README.standalone. My target board is > smdk2440(Arm 9). > > So i transfer hello_world using tftp to address > 0x0c100000 and then call "go 0x0c100000 hello world" > > But after that the application seems to get stuck > and > nothing happens. Eventually i have to reset the > board. > > I have some doubts: > 1. Which file should i send. I think it should be > hello_world and not the srec or bin format. I ran > file > command on all 3 and found that hello_world is the > one meant for ARM. > > 2.Is the load and start address correct? May be its > different for ARM9? > > If all these are correct then what may be the > problem? > > > > > > > __________________________________ > Do you Yahoo!? > Take Yahoo! Mail with you! Get it on your mobile > phone. > http://mobile.yahoo.com/maildemo > __________________________________ Do you Yahoo!? Yahoo! Mail Address AutoComplete - You start. We finish. http://promotions.yahoo.com/new_mail

3 4

[U-Boot-Users] hello world application
by Jhavk 31 Oct '04

31 Oct '04

I want to make gzipped hello_world application and later execute it using bootm command. I figured that mkimage is the utility for making compressed STANDALONE image. But it needs an option mkimage -d <datafile> Now what is this datafile? Is it hello_world or hello_world.bin or hello_world.srec I tried all 3, but they give different sizes of gzipped image. So i am confused. My target architecture is ARM. Thanks. __________________________________ Do you Yahoo!? Yahoo! Mail Address AutoComplete - You start. We finish. http://promotions.yahoo.com/new_mail

3 3

[U-Boot-Users] Loading U-Boot SREC file
by Devraj Mukherjee 31 Oct '04

31 Oct '04

Hi everyone, Thanks to everyone who responded to my email. I managed to get a version of UBoot compiled for our target board and have ended up with an SREC file. The boot loader that already exists on the board allows me to load the SREC file via TFTP, and I have succeeded doing that. I am still unsure if we should go ahead burn the image and restart the board to see UBoot come up. If there is anyone out there using a LH7A400 based board then please let me know if I should look out for anything else. Any other suggestions are very welcome. Regards, Devraj -- ---------------------------------------------------------------------- Devraj Mukherjee, Eternity Technologies Pty. Ltd. Australia Host: Debian (Sarge) 3.1 Kernel 2.4.27-1-686 / GCC version 3.3.5 Target: LPD7A400 (ARM9) LogicPD eval. board / ARM GCC 3.3 GlibC 2.3.2 ----------------------------------------------------------------------

3 2

[U-Boot-Users] Re: [ARMboot-users] Asking the concept for a newbie
by Wolfgang Denk 31 Oct '04

31 Oct '04

In message <4183729E.40196727(a)ms10.hinet.net> you wrote: > > I'm a newbie in this field, and deal with an ARM946E based borad. Note that ARMBoot is a dead project; deveoplment continues in the environment of the U-Boot project; followup set to the u-boot-users mailing list. > In my guess, there should have armboot, bzImage, & romfs in the flash. No. bzImage does not work. You will have to use the "mkimage" tool to build a special U-Boot / ARMBoot image. > How are they arranged by address in the flash memory? U-Boot must be locatewd such that it gets started when the CPU comes out of reset. On ARM this usually means that you will have to put it in flash such that it starts at physical address 0x0000. For the other images you can chose which addresses you want - it makes sense to align the images with the sectors of your flash memory, though. > Thanks for any information You are welcome. Best regards, Wolfgang Denk -- See us @ Embedded/Electronica Munich, Nov 09 - 12, Hall A.6 Booth 513 Phone: (+49)-8142-66989-10 Fax: (+49)-8142-66989-80 Email: wd(a)denx.de Lady Nancy Astor: "Winston, if you were my husband, I'd put poison in your coffee." Winston Churchill: "Nancy, if you were my wife, I'd drink it."

1 0

[U-Boot-Users] Re: emulate u-boot in gdb
by Detlev Zundel 30 Oct '04

30 Oct '04

Hi Luc, > I am looking into SkyEye and busy in creating an extension for > potentially ipaq (cheap finished hardware to play with for embedded > software/ui development). > > How can I debug a boot loader such as u-boot in a emulator/simulator > environment ? Good question. I have only thought for a short while about this question, but I think in such an environment, you need only small pieces of U-Boot. Of course you don't have real hardware to setup in a debugger (so I guess, but I have never used one) things like setting up a memory controller etc. will probably not work without emulating all of the hardware of a "real system" - and I guess this is simply not possible to have emulators for all hardware components. So what you would need for such an environment would be U-Boot stripped from all the hardware inits which is probably a major surgery on the sources. Try asking on the U-Boot mailing list (I cc'ed the list) as there are _very probably_ more competent people in this field. > Is it possible to debug u-boot in a arm-linux-gdb environment ? If I > assign this to memory 0x000000 and put 'set $pc =0' should that work > ? ... it didn't when I tried It is of course possible to debug U-Boot on ARM systems - we did ports for some ARM based boards - but again putting U-Boot at address 0 is a much bigger question. What board config did you use? What address does this image think it runs from? And what address was U-Boot linked for? You have to load the U-Boot image there - but again I think the U-Boot hardware inits will cause you grief. > I searched the web but could not find any good result. Can give me > some direction ? I hope I did ;) Cheers Detlev -- ;; Self-replicator in ELisp ((lambda (l) (prin1-to-string (list l (list (quote quote) l)))) (quote (lambda (l) (prin1-to-string (list l (list (quote quote) l))))))

1 0

[U-Boot-Users] Re: u-boot error message
by Detlev Zundel 30 Oct '04

30 Oct '04

Hi Bruce, > Hello Detlev Zundel , > > > I used u-boot-1.1.1 to boot linux.My target board is ALTERA DK1C20 and cpu > is nios.I used tools/mkimage to encapsulate a linux kernel image with > header information.But it display some error messages,it like that: First off - I am not the best person to answer these questions, as I have never used a NIOS system. So please try to get help on the mailing list that I cc'ed my last reply to. Someone there should be able to have better answers to your questions. One more thing though - from your description I am not sure what version of U-Boot you are using and whether you were able _at all_ to boot Linux on your system. The error messages below strongly leave me to not believe this. > Index: tools/mkimage.c > > =================================================================== > > RCS file: /cvsroot/u-boot/u-boot/tools/mkimage.c,v > > retrieving revision 1.13 > > diff -p -u -r1.13 mkimage.c > > --- tools/mkimage.c 10 Jul 2004 22:36:01 -0000 1.13 > > +++ tools/mkimage.c 29 Oct 2004 00:01:12 -0000 > > @@ -86,6 +86,8 @@ table_entry_t arch_name[] = { > > { IH_CPU_MICROBLAZE, "microblaze", "MicroBlaze", }, > > { IH_CPU_MIPS, "mips", "MIPS", }, > > { IH_CPU_MIPS64, "mips64", "MIPS 64 Bit", }, > > + { IH_CPU_NIOS, "nios", "NIOS", }, > > { IH_CPU_PPC, "ppc", "PowerPC", }, > > { IH_CPU_S390, "s390", "IBM S390", }, > > { IH_CPU_SH, "sh", "SuperH", }, Why did you remove the other line from my patch? Obviously this is the patch I suggested and the second line was in there because I have seen that there is still another CPU type not implemented yet in mkimage so one should try to fix this in one go. It does _not make sense_ to throw out such things after the work it has taken to put them in. > When I boot linux image to my target board, it have error messages. > > Like that: > > > > DK1C20 > imi 200000 > > > > ## Checking Image at 00200000 ... > > Image Name: linux kernel > > Image Type: Unknown Architecture Linux Kernel Image (uncompressed) > > Data Size: 1015552 Bytes = 991.8 kB > > Load Address: 01010000 > > Entry Point: 01010000 > > Verifying Checksum ... OK > As you know from studying cmd_bootm.c the imi command _does not_ check the compression type. The image type shows uncompressed so mkimage should have put a 0 in the compression type field. > DK1C20 > bootm 200000 > > ## Booting image at 00200000 ... > > Image Name: linux kernel > > Image Type: Unknown Architecture Linux Kernel Image (uncompressed) > > Data Size: 1015552 Bytes = 991.8 kB > > Load Address: 01010000 > > Entry Point: 01010000 > > Verifying Checksum ... OK > > Unimplemented compression type 39 > > DK1C20 > Yep, there are compression type 0, 1 and 2 but nothing else. According to what I wrote above the compression field is boguos. Of course you noticed reading the source for mkimage that it should have put a 0 in it and now theres a 39 in there. It looks like the image is corrupt for whatever reason - try using the debugger and a hexdump program to find out at what stage this goes wrong. And of course use U-Boot from CVS and _not_ U-Boot 1.1.1 Cheers Detlev PS: Mail f'up-to set _again_ to u-boot-users(a)lists.sourceforge.net. You know of course from the netiquette, that it is considered rude behaviour to ignore such hints repeatedly, don't you? -- (define Y (lambda (f) ((lambda (g) (f (lambda (x) ((g g) x)))) (lambda (g) (f (lambda (x) ((g g) x)))))))

1 0

[U-Boot-Users] McAfee GroupShield Alert
by groupshield＠eucorp.westell.com 30 Oct '04

30 Oct '04

McAfee GroupShield Alert McAfee GroupShield discovered a problem with the following email. See your system administrator for further information. Date/Time sent: 30 Oct 2004 05:19:27 Subject line: U-Boot-Users digest, Vol 1 #1065 - 2 msgs From: u-boot-users-admin(a)lists.sourceforge.net To: u-boot-users(a)lists.sourceforge.net Action taken: Replaced Virus found: W32/Bagle!eml.gen Quarantined item: Filename: Ticket number: 11fc-4183-164f-0002 Copyright © 1993-2003, Networks Associates Technology, Inc. All Rights Reserved. http://www.mcafeesecurity.com <http://www.mcafeesecurity.com/>

1 0

[U-Boot-Users] Delivery Status Notification (Failure)
by postmaster＠doubleclick.net 30 Oct '04

30 Oct '04

This is an automatically generated Delivery Status Notification. Delivery to the following recipients failed. 179-1(a)flonetwork.com

1 0