August 2003 - U-Boot

[U-Boot-Users] Motorola PQ2FADS board
by Scott McNutt 24 Aug '03

24 Aug '03

I'll be moving from a MPC8266ADS-PCI board to a Motorola PQ2FADS-ZU board soon. Has anyone used u-boot with the PQ2? Any issues, problems, solutions you can share would be much appreciated. Regards, --Scott

2 1

[U-Boot-Users] Anonymous CVS
by Timothy Meese 22 Aug '03

22 Aug '03

Hello, I'm a relative newcomer to u-boot, but it's nice to see a multiplatform boot firmware solution. I have a couple of questions to start with: I've tried fetching the source from anonymous CVS on sf.net and I always get to the point where it's fetching u-boot/tools/updater/utils.c, and the checkout hangs. Has anyone else experienced this issue? I'm interested in using u-boot for an Alchemy Au1100-based board. As I understand it, the Au1100 is based on an enhanced MIPS 3k core. Aside from toolchain issues, has anyone ported u-boot to a 3k core? I understand the major difference between the 4k and 3k is the pipeline depth, which would seem to be a tools issue. Thanks, Tim -- Tim Meese // Software Engineer // MBARI // mailto:timm@mbari.org // 7700 Sandholdt Road // (831) 775-2039 // Moss Landing, CA 95039 USA // (831) 775-1646 fax // http://www.mbari.org

2 1

RE: [U-Boot-Users] Device chaining, anyone interested?
by Woodruff, Richard 21 Aug '03

21 Aug '03

I looked at the POST code and it seemed "so" PPC centric that I was thinking it would be faster to make a parallel type directory. I had written a bunch of tests for another compiler/loader and am starting to port them over. Actually, I was considering using the new "standalone" code model as a way to call the tests. This way they could be more decoupled from the actually u-boot code itself. The device chaining seems to be working for us, it pretty much implements a list of devices which are called in order with heads being stdin/out/error. The person who did the work this week did seem to indicate that the deregister stuff that was there wasn't done very well. Regards, Richard W. -----Original Message----- From: Detlev Zundel [mailto:dzu@denx.de] Sent: Thursday, August 21, 2003 10:02 AM To: Woodruff, Richard Cc: u-boot-users(a)lists.sourceforge.net Subject: Re: [U-Boot-Users] Device chaining, anyone interested? Hello Richard, > We are in the process of putting together some POST/diagnostic type > code for our OMAP u-boot board. If you are doing work on POST stuff, I hope that you are aware of the POST framework which is used only on the PowerPC branch right now. It'll be great if any effort in this direction could be merged under this framework. > We have modified the device lists for input/output such that it will > chain to several devices.... ex: can input data at a serial keyboard > OR at the keypad OR at the touchscreen and it will output to the > serial console AND the LCD console (and potentially a USB-client > serial console). This is all very handy for what we are doing, but > I'm not sure if its something which the generic u-boot code wants > (Wolfgang?). Its been put together with the standard list functions > and such so its not a great departure in code. I cannot speak for Wolfgang, who is on holidays by the way, but in my opinion it is a worthwhile effort. What comes to my mind immediately is to chain some output device the user can see and the logbuffer device which is available under Linux after the kernel has taken control. So please go ahead and post the patches here. Cheers Detlev -- Emacs is the way to purify your soul using garbage collection.

2 1

[U-Boot-Users] Device chaining, anyone interested?
by Woodruff, Richard 21 Aug '03

21 Aug '03

Hello, We are in the process of putting together some POST/diagnostic type code for our OMAP u-boot board. We have modified the device lists for input/output such that it will chain to several devices.... ex: can input data at a serial keyboard OR at the keypad OR at the touchscreen and it will output to the serial console AND the LCD console (and potentially a USB-client serial console). This is all very handy for what we are doing, but I'm not sure if its something which the generic u-boot code wants (Wolfgang?). Its been put together with the standard list functions and such so its not a great departure in code. Regards, Richard Woodruff.

2 1

[U-Boot-Users] Dual ethernet
by Marwan Younis 19 Aug '03

19 Aug '03

Hello, here is some information about my platform Chip: PowerQuicc II MPC8260 Ethernet PHY: Intel LXT973 (dual ethernet phy) SDRAM : 128 MB uboot version : u-boot-0.4.0 Question 1) Iam trying to add support for two ethernet ports on my board. I am not sure how to switch and test each port individually. U-boot-0.4.0 mentioned under README that it is possible to do so, by typing eth1 or eth2 to switch between the ethernet ports. I tried that but it didn't work. I just want to let you know that I did configure FCC1 and FCC2 in my INCLUDE/configs/xxxx.h file and when U-boot come out of reset, it did output the following: Net: FCC1 ETHERNET, FCC2 ETHERNET But I don't know how to verify that FCC2 is working. I am afraid iam missing something. My question is basically is how to switch between ethernet ports under u-boot-0.4.0? Thank you very much, and all comments and suggestions are welcome. regards, Marwan __________________________________ Do you Yahoo!? Yahoo! SiteBuilder - Free, easy-to-use web site design software http://sitebuilder.yahoo.com

2 1

Re: [U-Boot-Users] hang up after start_here
by Laurent Mohin 19 Aug '03

19 Aug '03

Wolfgang, thanks for your reply. How can you bet that my initialization sequence is incomplete? I remember you that it works on 15 boards out of 16. Laurent Wolfgang Denk <wd(a)denx.de> Sent by: wd(a)denx.de 18/08/03 10:39 To: "Laurent Mohin" <laurent.mohin(a)acterna.com> cc: linuxppc-embedded(a)lists.linuxppc.org, u-boot-users(a)lists.sourceforge.net Subject: Re: [U-Boot-Users] hang up after start_here In message <OFE8EA1A87.9A7B8A06-ONC1256D86.0028950A-C1256D86.002D5CE3(a)se.wavetek.com> you wrote: > > I've debugged and found that the board hangs in start_here function and > doesn't reach the early_init function. > > Because the problem appears on only one of my boards out of 16, I suspect > a hardware problem, and because it occurs just after mmu initialisation > and caches enabling, I suspect more especially sdram accesses. > > I want to know if anybody has encountered a similar problem and if the > diagnostic was the same. This is a standard problem, which can show up in many forms. My bet is that your SDRAM initialization sequence is incomplete / broken. Remember that it is NOT sufficient to set up the mmeory controller, you must also intialize the SDRAM chips themself. Best regards, Wolfgang Denk -- Software Engineering: Embedded and Realtime Systems, Embedded Linux Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Email: wd(a)denx.de "What is wanted is not the will to believe, but the will to find out, which is the exact opposite." - Bertrand Russell, _Sceptical_Essays_, 1928

3 2

Re: [U-Boot-Users] hang up after start_here
by Laurent Mohin 19 Aug '03

19 Aug '03

Franck, No it's an IBM 405GPr processor which includes a SDRAM controller instead of the UPM of the MPC8XX. The mode and CAS latency of my SDRAM IC's are set by the controller itself. Once enabled, it performs an initalization procedure including issuing the mode register write command to each bank. By the way, what is the easiest way to turn MMU and caches OFF? Laurent "Frank Robbins" <Frank.Robbins(a)Analogue-Micro.com> 19/08/03 11:24 To: "Wolfgang Denk" <wd(a)denx.de>, "Laurent Mohin" <laurent.mohin(a)acterna.com> cc: <linuxppc-embedded(a)lists.linuxppc.org>, <u-boot-users(a)lists.sourceforge.net>, <wd(a)denx.de> Subject: Re: [U-Boot-Users] hang up after start_here Is this Motorola MPC8XX family? If so ... I would suggest that if you don't turn on the MMU and the cache it may work.... normally indicating a SDRAM problem What are you doing to set the mode and CAS latency on your SDRAM IC's . There is no Pure SDRAM controller on this processor family you have to do some of the work to get SDRAM running Once the cache and MMU are on then the chip will really ROCK the SDRAM hence strange failures. Regards Frank Robbins Analogue & Micro Ltd, 9 Clytha Park Road Newport South Wales NP20 4US United Kingdom (Great Britain) Email : Frank.Robbins(a)Analogue-Micro.com Email : Frank(a)Analogue-Micro.com http://www.Analogue-Micro.com Tel: 44 (0)1633 666787 Fax: 44 (0)1633 666788 ----- Original Message ----- From: "Laurent Mohin" <laurent.mohin(a)acterna.com> To: "Wolfgang Denk" <wd(a)denx.de> Cc: <linuxppc-embedded(a)lists.linuxppc.org>; <u-boot-users(a)lists.sourceforge.net>; <wd(a)denx.de> Sent: Tuesday, August 19, 2003 8:51 AM Subject: Re: [U-Boot-Users] hang up after start_here > > Wolfgang, > > thanks for your reply. > How can you bet that my initialization sequence is incomplete? > I remember you that it works on 15 boards out of 16. > > Laurent > > > > > > Wolfgang Denk <wd(a)denx.de> > Sent by: wd(a)denx.de > 18/08/03 10:39 > > > To: "Laurent Mohin" <laurent.mohin(a)acterna.com> > cc: linuxppc-embedded(a)lists.linuxppc.org, u-boot-users(a)lists.sourceforge.net > Subject: Re: [U-Boot-Users] hang up after start_here > > > In message > <OFE8EA1A87.9A7B8A06-ONC1256D86.0028950A-C1256D86.002D5CE3(a)se.wavetek.com> > you wrote: > > > > I've debugged and found that the board hangs in start_here function and > > doesn't reach the early_init function. > > > > Because the problem appears on only one of my boards out of 16, I > suspect > > a hardware problem, and because it occurs just after mmu initialisation > > and caches enabling, I suspect more especially sdram accesses. > > > > I want to know if anybody has encountered a similar problem and if the > > diagnostic was the same. > > This is a standard problem, which can show up in many forms. My bet > is that your SDRAM initialization sequence is incomplete / broken. > Remember that it is NOT sufficient to set up the mmeory controller, > you must also intialize the SDRAM chips themself. > > Best regards, > > Wolfgang Denk > > -- > Software Engineering: Embedded and Realtime Systems, Embedded Linux > Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Email: wd(a)denx.de > "What is wanted is not the will to believe, but the will to find out, > which is the exact opposite." - Bertrand Russell, _Sceptical_Essays_, > 1928 > > > ** Sent via the linuxppc-embedded mail list. See http://lists.linuxppc.org/ >

1 0

[U-Boot-Users] mkimage multi file use?
by Tom Guilliams 18 Aug '03

18 Aug '03

I know this has been addressed before but I no longer have access to my U-Boot list archive on my PC and finding on the SourceForge list has proved troublesome such as it keeps telling me it's not accessible right now on the SoureForge page! Is there any place I can dowload the archives? I haven't been successful referencing the include/image.h file on how to use "mkimage -T multi". Any examples out there? Basically I just want to create an U-Boot image of a gzipped kernel and ramdisk. Also, I received some pointers on how to extract the U-Boot header from an image (thanks Wolfgang and Marc Singer!). Now I'm going to want to see if I can extract the kernel from a multi-file image. I think this will be similar to the header extract but any pointers are greatly appreciated. Fightin the clock on this one! Tom

2 3

[U-Boot-Users] DiscoveryII (Marvell MV64360) support?
by wombat＠ottawa.com 18 Aug '03

18 Aug '03

Hi folks, I was just curious what the status of (Marvell MV64360). I've looked around, and grabbed the latest 'u-boot' cvs snapshot and don't see any DISCOII support. I do see DISCOI (marvell 64260) support in include/galileo/*. Does anyone have plans to add that support to 'u-boot'? Doing some looking around, the only thing I could find was that Artesyn seems to have a cPCI PPC board with both DISCOII & 'ppcboot' (on their webpage, they probably haven't updated the webpage and they mean u-boot). http://www.artesyncp.com/products/Katana750i.html Any information would be greatly appreciated. thanks, Craig.

2 1

[U-Boot-Users] PATCH : fix for write protect pin manipulation for cmd_nand.c
by Woodruff, Richard 18 Aug '03

18 Aug '03

Hello, This patch allows the external command "nand write.oob xxx" to work properly for systems which have the NAND WP pin hooked up (OMAP1510 conditional). The internal function calls worked previously because the WP pin state was properly set by those call paths. Regards, Richard W.

1 0