July 2003 - U-Boot

Re: [U-Boot-Users] PATCH : Fixes and enhancements for NAND f
by Jerry Van Baren 28 Jul '03

28 Jul '03

At 03:38 PM 7/27/2003 -0400, wd(a)denx.de wrote: [snip previous discussion and question on code style formatting] >vi and indent (indent -kr -i8 -bad -bap -nbc -br -c33 -cd33 -ncdb -ce >-ci8 -cli0 -cp33 -d0 -di1 -nfc1 -nfca -i4 -ip0 -l75 -lp -pcs -npsl >-nsc -nsob -nss -ts4, to be precise). > > >Best regards, > >Wolfgang Denk Hi Wolfgang, Thanks for the recommendation for indent options. I ran man and looked up the options. I am confused on a couple of them... * Up front you use -i8 (indent 8), but about half way through the second line (as shown above) you have -i4. You also has -ci8 (continuation indent 8). Should that first -i8 be -i4, effectively moving the --i4? * You have -c33 and -cd33 (comment indentation options), but then specify -nfc1 (don't format comments in column 1) and -nfca (don't format any comments). There seems to be some redundancy here. I would assume -nfca covers everything. Thanks, gvb ********************************************************************** This e-mail and any files transmitted with it may be confidential and may be legally privileged or otherwise exempt from disclosure under applicable law. This e-mail and its files are intended solely for the individual or entity to whom they are addressed and their content is the property of Smiths Aerospace. If you are not the intended recipient, please do not read, copy, use or disclose this communication. If you have received this e-mail in error please notify the e-mail administrator at postmaster(a)smiths-aerospace.com and then delete this e-mail, its files and any copies. This footnote also confirms that this e-mail message has been scanned for the presence of known computer viruses. Smiths addresses are changing! The new addresses are of the form firstname.lastname(a)smiths-aerospace.com. Please update your address books! Please begin using the new form immediately. ***********************************************************************

1 0

[U-Boot-Users] heap location (PXA)
by Nemec, Bernhard 28 Jul '03

28 Jul '03

Hi, I'm porting u-boot 0.4.0 to a custom PXA255 board similar to the CSB226, of which I used the configuration as a starting point. What I'm confused about ATM is _armboot_real_end, which is used for heap initialisation with mem_malloc_init() in lib_arm/board.c. 1 - _armboot_real_end has the value 0x0BADC0DE, which is not in RAM, but in FLASH range of the PXA. 2 - the heap is supposed to be located *below* u-boot, not above, since u-boot itself gets relocated to the upper end of RAM. Therefore I would propose to change mem_malloc_init (_armboot_real_end); to mem_malloc_init ( _armboot_start - CFG_MALLOC_LEN ); in start_armboot(). I'm interested in any thoughts on the subject. Thanks, Bernhard

3 3

RE: [U-Boot-Users] Debug symbols for start.S
by Mark Doherty 28 Jul '03

28 Jul '03

Wolfgang, >This is probably a known problem. If you like, you can try out our >latest patches; you can find a test version of our cross GDB at >ftp://ftp.denx.de/pub/tmp/ppc-linux-gdb - don't forget to set the >CROSS_COMPILE environment variable as needed (= ppc_82xx- in your >case) as with all our ELDK tools. > > >Please let me know if it works for you... It does indeed solve the problem, many thanks for your assistance. Best wishes Mark.

2 1

RE: [U-Boot-Users] Debug symbols for start.S
by Mark Doherty 28 Jul '03

28 Jul '03

Thanks Wolfgang, will do. Mark Doherty -----Original Message----- From: Wolfgang Denk [mailto:wd@denx.de] Sent: 26 July 2003 20:33 To: Mark Doherty Cc: 'u-boot-users(a)lists.sourceforge.net' Subject: Re: [U-Boot-Users] Debug symbols for start.S Dear Mark, in message <9901EE1E8F8BD3119109009027A1B5F596AE23@DIGINET2> you wrote: > > I have a problem which is causing me some headaches during my porting > exercise, I am currently porting u-boot from the ep8260 to our own hardware. > I am lucky enough to have not one but four Abatron probes however my problem > seems to lie with gdb. > > I have compiled the u-boot code straight out of the box so to speak, so I > haven't changed anything strange, however when I load gdb with the elf file > I find that gdb cannot find the start.S file, it prompts the following: This is probably a known problem. If you like, you can try out our latest patches; you can find a test version of our cross GDB at ftp://ftp.denx.de/pub/tmp/ppc-linux-gdb - don't forget to set the CROSS_COMPILE environment variable as needed (= ppc_82xx- in your case) as with all our ELDK tools. Please let me know if it works for you... Best regards, Wolfgang Denk -- Software Engineering: Embedded and Realtime Systems, Embedded Linux Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Email: wd(a)denx.de The night sky over the planet Krikkit is the least interesting sight in the entire Universe. - Douglas Adams _Life, the Universe, and Everything_

1 0

[U-Boot-Users] MPC8xx FEC POST anyone?
by Robin Gilks 28 Jul '03

28 Jul '03

Greetings Has anyone done an FEC POST test for the MPC8xx series CPUs that have the 100M interface on them? The current Ethernet POST tests are based on the SCC rather than the FEC! -- Robin Gilks Senior Design Engineer Phone: (+64)(3) 357 1569 Tait Electronics Fax : (+64)(3) 359 4632 PO Box 1645 Christchurch Email : robin.gilks(a)tait.co.nz New Zealand

1 0

RE: [U-Boot-Users] PATCH : Fixes and enhancements for NAND flash.
by Woodruff, Richard 27 Jul '03

27 Jul '03

Yes placement could be improved. However, it is done on a per block basis, not byte, so the overhead isn't that noticeable. Spinning a wheel every 16k should not be that bad. (Its currently spinning at the page size instead of the block, but that could be easily changed). Regards, Richard W. -----Original Message----- From: Wolfgang Denk [mailto:wd@denx.de] Sent: Sunday, July 27, 2003 8:39 AM To: Woodruff, Richard Cc: u-boot-users(a)lists.sourceforge.net Subject: Re: [U-Boot-Users] PATCH : Fixes and enhancements for NAND flash. Dear Richard, in message <FD2AC9A020DDD51194710008C7089B200BEE2224(a)dlee17.itg.ti.com> you wrote: > > I do like the spinning wheel. Is there any standard way to add a progress > indicator into this or any code with significant delay? Any of the users of Use common sense. The only thing it does is making a part of the code which takes more time than you like eveln slower: I'm not talking about the few CPU cycles for the printf (putc() would have been much simpler), but especially about trashing the cache for "pretty" things that don't add value, and the time it takes to output this stuff on a slow serial line. > the code I've talked with like such a feature. It seems that same bit of > code has been replicated in a few places. Surly having a library call and > some ifdef's would be acceptable. No, not at this place. It's a different story when - for example - waiting for a flash sector be return to ready state when erasing it. Here you have to wait anyway, so feel free to implement this busy wait as you like it. > As far a code formatting, I'll see if I can't fix it up. I find myself > using several editors depending on the context of what I'm doing. I've not > mastered any of them... When I do the diff -purN for the patch, I generally > don't notice differences except in the areas I have changed something. What > code reformatter/filter do you use? Some of the more recent u-boot releases > have had a lot of style changes to the point I would suspect you ran > something over the code. vi and indent (indent -kr -i8 -bad -bap -nbc -br -c33 -cd33 -ncdb -ce -ci8 -cli0 -cp33 -d0 -di1 -nfc1 -nfca -i4 -ip0 -l75 -lp -pcs -npsl -nsc -nsob -nss -ts4, to be precise). Best regards, Wolfgang Denk -- Software Engineering: Embedded and Realtime Systems, Embedded Linux Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Email: wd(a)denx.de If something is different, it's either better or worse, and usually both. - Larry Wall

3 3

RE: [U-Boot-Users] PATCH : Fixes and enhancements for NAND flash.
by Woodruff, Richard 27 Jul '03

27 Jul '03

Wolfgang, I do like the spinning wheel. Is there any standard way to add a progress indicator into this or any code with significant delay? Any of the users of the code I've talked with like such a feature. It seems that same bit of code has been replicated in a few places. Surly having a library call and some ifdef's would be acceptable. As far a code formatting, I'll see if I can't fix it up. I find myself using several editors depending on the context of what I'm doing. I've not mastered any of them... When I do the diff -purN for the patch, I generally don't notice differences except in the areas I have changed something. What code reformatter/filter do you use? Some of the more recent u-boot releases have had a lot of style changes to the point I would suspect you ran something over the code. Regards, Richard W. in message <FD2AC9A020DDD51194710008C7089B200BEE2218(a)dlee17.itg.ti.com> you wrote: > > The following path fixes a few bugs in cmd_nand.c : > - Fixed null dereference which could result in incorrect ECC values. > - Added support for devices with no Ready/Busy signal connected. > - Added OMAP1510 read/write protect handling. > - Fixed nand.h's ECCPOS. A conflict existed with POS5 and badblock for > non-JFFS2. > - Switched default ECC to be JFFS2. Added so far. Will push to CVS soon. > - Added spinning wheel. Skipped / rejected. May I please ask you to adhere to the guidlines for coding style? Please do not add trailing white space, especially not to existing code. Please stick with 8 char indentation. Best regards, Wolfgang Denk -- Software Engineering: Embedded and Realtime Systems, Embedded Linux Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Email: wd(a)denx.de The man on tops walks a lonely street; the "chain" of command is often a noose.

2 1

[U-Boot-Users] Re: u-boot for MPC8266-PCI board
by Yuli Barcohen 27 Jul '03

27 Jul '03

Due to a problem in my mail system junk message may have been sent before this one. Just ignore it and excuse me, please. >>>>> Thomas Schaefer writes: Thomas> Hi all, Thomas> I'm trying to run u-boot on our MPC8266-PCI board. I'm using Thomas> the latest CVS tree 0.4.5 from sourceforge. I found Thomas> MPC8260ADS.h and MPC8266ADS.h in the configs Thomas> directory. Trying the MPC8266ADS configuration and starting Thomas> it ends with no console output at all. Trying the MPC8260ADS Thomas> configuration with CONFIG_ADSTYPE=CFG_8266ADS ends with a Thomas> bus fault after some console outputs (see below). What am I Thomas> doing wrong? CFG_8266ADS flavour of MPC8260ADS port was not tested (as mentioned in README) because I haven't got a board, but due to similarity in boards architecture you may be able to run it with minor changes. First of all, MPC8266-PCI hasn't got Local bus SDRAM so undefine CFG_LSDRAM_BASE in MPC8260ADS.h. After this the board may boot. Another problem is flash support. MPC8266-PCI uses different flash so you will have to clone flash support from other boards supporting AMD flashes. All other boards of MPC260ADS family use Sharp flashes which are supported. If the current code boots, you'll have no support for writing to flash. PCI bridge in target mode is not supported by current ports AFAIK. MPC8260ADS port does not support PCI at all. -- ======================================================================== Yuli Barcohen | Phone +972-9-765-1788 | Software Project Leader yuli(a)arabellasw.com | Fax +972-9-765-7494 | Arabella Software, Israel ========================================================================

1 0

[U-Boot-Users] Re:U-Boot-Users digest, Vol 1 #315 - 13 msgs
by Yuli Barcohen 27 Jul '03

27 Jul '03

>>>>> u-boot-users-request writes: Thomas> Send U-Boot-Users mailing list submissions to Thomas> u-boot-users(a)lists.sourceforge.net Thomas> To subscribe or unsubscribe via the World Wide Web, visit Thomas> Thomas> https://lists.sourceforge.net/lists/listinfo/u-boot-users Thomas> or, via email, send a message with subject or body 'help' to Thomas> u-boot-users-request(a)lists.sourceforge.net Thomas> You can reach the person managing the list at Thomas> u-boot-users-admin(a)lists.sourceforge.net Thomas> When replying, please edit your Subject line so it is more Thomas> specific than "Re: Contents of U-Boot-Users digest..." Thomas> Today's Topics: Thomas> 1. Re: Where do I need to call my set-enet-address function? Thomas> (Wolfgang Denk) Thomas> 2. Re: JFFS2: CRC Problem with Kernel Image (Martin, Vitali) Thomas> 3. u-boot for MPC8266-PCI board Thomas> (=?iso-8859-1?Q?Thomas_Sch=E4fer?=) Thomas> 4. RE: [PATCH] jffs2 indirect access. (Kenneth Johansson) Thomas> 5. Debug symbols for start.S (Mark Doherty) Thomas> 6. e1000 and ebony (Brian Padalino) Thomas> 7. Should CRC32 be changed to work against address 0 ? Thomas> (Woodruff, Richard) Thomas> 8. Re: Should CRC32 be changed to work against address 0 ? Thomas> (Wolfgang Denk) Thomas> 9. RE: Should CRC32 be changed to work against addres Thomas> s 0 ? (Woodruff, Richard) Thomas> 10. PATCH : omap/925t reset in start.S. (Woodruff, Richard) Thomas> 11. FADS (Ing.Gianfranco Morandi) Thomas> 12. RE: u-boot for MPC8266-PCI board (Rune Torgersen) Thomas> --__--__-- Thomas> Message: 1 To: Kodis Babu Janardhanan <kodisj(a)qualcomm.com> Thomas> Cc: u-boot-users(a)lists.sourceforge.net Subject: Re: Thomas> [U-Boot-Users] Where do I need to call my set-enet-address Thomas> function? From: Wolfgang Denk <wd(a)denx.de> Date: Fri, 25 Jul Thomas> 2003 09:12:01 +0200 Thomas> In message Thomas> <4.3.1.2.20030724173324.01755348(a)jittlov.qualcomm.com> you Thomas> wrote: >> >> I trying to get rid off hard-coded mac addresss and trying to set >> the mac address by reading from the eeprom. I commented the >> CONFIG_ETHADDR in the config file and called my function from the >> lib_ppc/board.c (init routine), it complains about ethaddr not >> set. Where is the appropriate place to call my function. Thomas> Use the existing framework? See the "Note for Redundant Thomas> Ethernet Interfaces" in the README. Thomas> If you add such a feature, please do it the same way as it's Thomas> been done for the other ethernet drivers that support this Thomas> feature. Thomas> Best regards, Thomas> Wolfgang Denk Thomas> -- Software Engineering: Embedded and Realtime Systems, Thomas> Embedded Linux Phone: (+49)-8142-4596-87 Fax: Thomas> (+49)-8142-4596-88 Email: wd(a)denx.de Some people march to Thomas> the beat of a different drummer. And some people tango! Thomas> --__--__-- Thomas> Message: 2 Subject: [U-Boot-Users] Re: JFFS2: CRC Problem Thomas> with Kernel Image Date: Fri, 25 Jul 2003 08:25:22 +0200 Thomas> From: "Martin, Vitali" <vmartin(a)init-ka.de> To: Thomas> <u-boot-users(a)lists.sourceforge.net> >> So what address are you loading to 1000 10000 or 100000 Thomas> Sorry that I wasn't attentive im my last email. The memory Thomas> address is always 0x100000. Thomas> And data written by "tftpboot" and "fsload" to 0x100000 is Thomas> not the same. = There are differences from address Thomas> 0x00101000, so I get Linux CRC Error = running "iminfo" or Thomas> "bootm". Thomas> tftp =3D 00101000: dfc958e0 5f66d603 e27f2fe3 0027f536 Thomas> fsload =3D 00101000: dfc9c970 de53a432 188d2417 af469b2b Thomas> =20 Thomas> --__--__-- Thomas> Message: 3 Reply-To: <tschaefer(a)giga-stream.de> From: Thomas> =?iso-8859-1?Q?Thomas_Sch=E4fer?= <tschaefer(a)giga-stream.de> Thomas> To: <u-boot-users(a)lists.sourceforge.net> Date: Fri, 25 Jul Thomas> 2003 11:36:32 +0200 Subject: [U-Boot-Users] u-boot for Thomas> MPC8266-PCI board Thomas> Hi all, Thomas> I'm trying to run u-boot on our MPC8266-PCI board. I'm using Thomas> the latest C= VS tree 0.4.5 from sourceforge. I found Thomas> MPC8260ADS.h and MPC8266ADS.h in the configs Thomas> directory. Trying the MPC8266ADS configuration and starting Thomas> it en= ds with no console output at all. Trying the Thomas> MPC8260ADS configuration with CONFIG_ADSTYPE=3DCFG_8266ADS Thomas> ends with a bus fault after some console out= puts (see Thomas> below). What am I doing wrong? Thomas> U-Boot 0.4.5 (Jul 25 2003 - 11:18:40) Thomas> MPC8260 Reset Status: External Soft, External Hard Thomas> MPC8260 Clock Configuration Thomas> - Bus-to-Core Mult 3x, VCO Div 2, 60x Bus Freq 33-100, Core Thomas> Freq 100-30= Thomas> 0 Thomas> - dfbrg 1, corecnf 0x08, busdf 3, cpmdf 1, plldf 0, pllmf 1 Thomas> - vco_out 266666664, scc_clk 66666666, brg_clk 16666666 Thomas> - cpu_clk 199999998, cpm_clk 133333332, bus_clk 66666666 Thomas> CPU: MPC8260 (HiP4 Rev 14, Mask A.0(A) 2K25A) at 199.999 MHz Thomas> Board: Motorola MPC8266ADS I2C: ready DRAM: 16 MB FLASH: Bus Thomas> Fault @ 0x00feac3c, fixup 0x00000000 Machine check in kernel Thomas> mode. Caused by (from msr): regs 00f71e10 Unknown values in Thomas> msr NIP: 00FEAC3C XER: 20000000 LR: 00FD6E94 REGS: 00f71e10 Thomas> TRAP: 0200 DAR: 00000000MSR: 00003000 E=AA: 0 PR: 0 FP: 1 Thomas> ME: 1 IR/DR: 00 Thomas> GPR00: 00500092 00F71F00 04280112 00000000 00FD6E88 Bus Thomas> Fault @ 0x00fe73d= 0, fixup 0x00000000 Machine check in Thomas> kernel mode. Caused by (from msr): regs 00f71af8 Unknown Thomas> values in msr NIP: 00FE73D0 XER: 00000000 LR: 00FE7360 REGS: Thomas> 00f71af8 TRAP: 0200 DAR: 00000000MSR: 00003000 EE: 0 PR: 0 Thomas> FP: 1 ME: 1 IR/DR: 00 Thomas> Any hints would be appreciated. Thomas> Best regards, Thomas> Thomas Sch=E4fer Thomas> ____________________________________ Thomas> GIGA STREAM GmbH Thomas> Konrad-Zuse-Str. 7 66115 Saarbr=FCcken Thomas> Tel.: + 49 (0)681 / 95916 - 203 Fax: + 49 (0)681 / 95916 - Thomas> 100 E-mail: tschaefer(a)giga-stream.de Thomas> --__--__-- Thomas> Message: 4 Subject: RE: [U-Boot-Users] [PATCH] jffs2 Thomas> indirect access. From: Kenneth Johansson Thomas> <kenneth.johansson(a)etx.ericsson.se> To: "Woodruff, Richard" Thomas> <r-woodruff2(a)ti.com> Cc: Thomas> "u-boot-users(a)lists.sourceforge.net" Thomas> <u-boot-users(a)lists.sourceforge.net> Thomas> Date: 25 Jul 2003 14:18:59 +0200 Thomas> On Thu, 2003-07-24 at 16:20, Woodruff, Richard wrote: >> Hi, =20 I had considered doing something similar to support NAND. >> After reading though Dave's comments as attached below (speed, >> size, ...) and some othe= Thomas> r >> reading I decided from my perspective it wasn't worth it. For >> the most p= Thomas> art >> memory is abundant at the boot loader so copying a moderately >> sized kerne= Thomas> l >> partition doesn't seem that bad, especially given the speed cost. >> In my board I've added a ram entry flash device array and copy >> data there. Thomas> Yes when you have NAND flash an extra partition or two is Thomas> not going to cost you much. And when you are using NOR flash Thomas> you probably is going to have a lot more DRAM than flash Thomas> anyway. Thomas> I should mention that most of the work on this patch was Thomas> done by a summer intern named Michal Cendrowski I just Thomas> dotted the i's and crossed the t's well actually I freed the Thomas> mallocs and moved some things out of loops. Thomas> It should be possible to change the code in a why that makes Thomas> it a compile time option to use the callback function or Thomas> directly map the filesystem. I think that would be the only Thomas> acceptable change as the overhead otherwise is just to large Thomas> for situations when copying the whole thing is not a Thomas> problem. Thomas> hmm That should almost be possible now just changing the Thomas> jffs2copy macro. Thomas> --=20 Kenneth Johansson=09 Ericsson AB Tel: +46 8 719 70 20 Thomas> Tellusborgsv=E4gen 90 Fax: +46 8 719 29 45 126 25 Stockholm Thomas> ken(a)switchboard.ericsson.se Thomas> --__--__-- Thomas> Message: 5 From: Mark Doherty Thomas> <mdoherty(a)arca-technologies.com> To: Thomas> "'u-boot-users(a)lists.sourceforge.net'" Thomas> <u-boot-users(a)lists.sourceforge.net> Thomas> Date: Fri, 25 Jul 2003 15:12:05 +0100 Subject: Thomas> [U-Boot-Users] Debug symbols for start.S Thomas> Hi, Thomas> I have a problem which is causing me some headaches during Thomas> my porting exercise, I am currently porting u-boot from the Thomas> ep8260 to our own hardware. I am lucky enough to have not Thomas> one but four Abatron probes however my problem seems to lie Thomas> with gdb. Thomas> I have compiled the u-boot code straight out of the box so Thomas> to speak, so I haven't changed anything strange, however Thomas> when I load gdb with the elf file I find that gdb cannot Thomas> find the start.S file, it prompts the following: Thomas> $ ppc_82xx-gdb u-boot GNU gdb 5.2.1 Copyright 2002 Free Thomas> Software Foundation, Inc. GDB is free software, covered by Thomas> the GNU General Public License, and you are welcome to Thomas> change it and/or distribute copies of it under certain Thomas> conditions. Type "show copying" to see the conditions. Thomas> There is absolutely no warranty for GDB. Type "show Thomas> warranty" for details. This GDB was configured as Thomas> "--host=i686-pc-linux-gnu --target=powerpc-hardhat-linux"... Thomas> (gdb) target remote bdi:2001 Remote debugging using bdi:2001 Thomas> 0x00000100 in _start () (gdb) list 1 {standard input}: No Thomas> such file or directory. Thomas> in {standard input} Thomas> (gdb) list strc strcat strchr strcmp strcpy (gdb) list Thomas> strcmp 48 bne 1b 49 blr 50 51 .globl strcmp 52 strcmp: 53 Thomas> addi r5,r3,-1 54 addi r4,r4,-1 55 1: lbzu r3,1(r5) 56 cmpwi Thomas> 1,r3,0 57 lbzu r0,1(r4) (gdb) Thomas> The strange thing is that the ppcstring.S routines and Thomas> others seem fine, I was hoping someone else has seen the Thomas> same problem? Any help would be very much appreciated. Thomas> Thanks Thomas> Mark Doherty Thomas> --__--__-- Thomas> Message: 6 From: "Brian Padalino" <bpadalino(a)perigee.com> Thomas> To: <u-boot-users(a)lists.sourceforge.net> Date: Fri, 25 Jul Thomas> 2003 10:35:50 -0400 Subject: [U-Boot-Users] e1000 and ebony Thomas> I am trying to boot off the e1000 PCI-X (Pro 1000 MT) Thomas> ethernet card I have for my Ebony board. I added the Thomas> configuration lines #define CONFIG_ENV_OVERWRITE just so I Thomas> can change ethaddr's and I also have #define CONFIG_E1000 in Thomas> there as well. Thomas> Do I need any other configuration options? What should Thomas> U-Boot say if it finds the PCI card? How do I know which Thomas> ethaddr is bound to the e1000 (ethaddr, eth2addr, eth3addr, Thomas> etc)? Thomas> Any help is very much appreciated. Thomas> Thanks, Brian Thomas> --__--__-- Thomas> Message: 7 From: "Woodruff, Richard" <r-woodruff2(a)ti.com> Thomas> To: u-boot-users(a)lists.sourceforge.net Date: Fri, 25 Jul Thomas> 2003 10:37:59 -0500 Subject: [U-Boot-Users] Should CRC32 be Thomas> changed to work against address 0 ? Thomas> This message is in MIME format. Since your mail reader does Thomas> not understand this format, some or all of this message may Thomas> not be legible. Thomas> ------_=_NextPart_001_01C352C2.4CDFDA53 Content-Type: Thomas> text/plain Thomas> Hello, Thomas> CRC32 currently will return 0 if its sent buf address of Thomas> zero. Is this proper? My ROM is at zero, so running a Thomas> CRC32 over it might be a useful thing, however, CRC 32 Thomas> always returns 0 for a start address of zero. Is there some Thomas> reason this needs to be this way? It doesn't seem right to Thomas> me at first glance. Thomas> Regards, Thomas> Richard W. Thomas> ------_=_NextPart_001_01C352C2.4CDFDA53 Content-Type: Thomas> text/html Thomas> <!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Thomas> Transitional//EN"> <HTML><HEAD> <META Thomas> HTTP-EQUIV="Content-Type" CONTENT="text/html; Thomas> charset=us-ascii"> <TITLE>Message</TITLE> Thomas> <META content="MSHTML 6.00.2800.1170" name=GENERATOR></HEAD> Thomas> <BODY> <DIV><FONT face=Arial size=2><SPAN Thomas> class=665493415-25072003>Hello,</SPAN></FONT></DIV> Thomas> <DIV><FONT face=Arial size=2><SPAN Thomas> class=665493415-25072003></SPAN></FONT> </DIV> Thomas> <DIV><FONT face=Arial size=2><SPAN Thomas> class=665493415-25072003>CRC32 currently will return 0 if Thomas> its sent buf address of zero.  Is this proper?  My Thomas> ROM is at zero, so running a CRC32 over it might be a useful Thomas> thing, however, CRC 32 always returns 0 for a start address Thomas> of zero.  Is there some reason this needs to be this Thomas> way?  It doesn't seem right to me at first Thomas> glance.</SPAN></FONT></DIV> <DIV><FONT face=Arial Thomas> size=2><SPAN Thomas> class=665493415-25072003></SPAN></FONT> </DIV> Thomas> <DIV><FONT face=Arial size=2><SPAN Thomas> class=665493415-25072003>Regards,</SPAN></FONT></DIV> Thomas> <DIV><FONT face=Arial size=2><SPAN Thomas> class=665493415-25072003></SPAN></FONT> </DIV> Thomas> <DIV><FONT face=Arial size=2><SPAN Thomas> class=665493415-25072003>Richard Thomas> W.</SPAN></FONT></DIV></BODY></HTML> Thomas> ------_=_NextPart_001_01C352C2.4CDFDA53-- Thomas> --__--__-- Thomas> Message: 8 To: "Woodruff, Richard" <r-woodruff2(a)ti.com> Cc: Thomas> u-boot-users(a)lists.sourceforge.net Subject: Re: Thomas> [U-Boot-Users] Should CRC32 be changed to work against Thomas> address 0 ? From: Wolfgang Denk <wd(a)denx.de> Date: Fri, 25 Thomas> Jul 2003 18:08:29 +0200 Thomas> Dear Richard, Thomas> in message Thomas> <FD2AC9A020DDD51194710008C7089B200BEE221C(a)dlee17.itg.ti.com> Thomas> you wrote: >> >> CRC32 currently will return 0 if its sent buf address of zero. >> Is this Thomas> Arghhh... >> proper? My ROM is at zero, so running a CRC32 over it might be a >> useful thing, however, CRC 32 always returns 0 for a start >> address of zero. Is there some reason this needs to be this way? >> It doesn't seem right to me at first glance. Thomas> The reason is that the CRC32 code was designed to be used Thomas> with user-land applications in a standard OS, where a NULL Thomas> buffer pointer is always an indication of some problem. Thomas> With U-Boot, this is just a bug. Thanks for pointing it out. Thomas> Fixed in my local tree. Will push it to CVS later today. Thomas> Best regards, Thomas> Wolfgang Denk Thomas> -- Software Engineering: Embedded and Realtime Systems, Thomas> Embedded Linux Phone: (+49)-8142-4596-87 Fax: Thomas> (+49)-8142-4596-88 Email: wd(a)denx.de ... Jesus cried with a Thomas> loud voice: Lazarus, come forth; the bug hath been found and Thomas> thy program runneth. And he that was dead came forth... -- Thomas> John 11:43-44 [version 2.0?] Thomas> --__--__-- Thomas> Message: 9 From: "Woodruff, Richard" <r-woodruff2(a)ti.com> Thomas> To: "'Wolfgang Denk'" <wd(a)denx.de> Cc: Thomas> u-boot-users(a)lists.sourceforge.net Subject: RE: Thomas> [U-Boot-Users] Should CRC32 be changed to work against Thomas> addres Thomas> s 0 ? Thomas> Date: Fri, 25 Jul 2003 11:21:35 -0500 Thomas> Pretty much as I guessed and I've changed mine. ... However, Thomas> from my point of view, as a user I'd rather take the Thomas> exception when trying to touch zero as opposed to a wrong Thomas> answer. I think that most mmu aware systems have disallowed Thomas> access to virtual address zero for some time. If the code Thomas> came from the embedded space than maybe. Thomas> Richard W. >> -----Original Message----- From: Wolfgang Denk >> [mailto:wd@denx.de] Sent: Friday, July 25, 2003 11:08 AM To: >> Woodruff, Richard Cc: u-boot-users(a)lists.sourceforge.net Subject: >> Re: [U-Boot-Users] Should CRC32 be changed to work against >> address 0 ? >> >> >> Dear Richard, >> >> in message >> <FD2AC9A020DDD51194710008C7089B200BEE221C(a)dlee17.itg.ti.com> you >> wrote: >> > >> > CRC32 currently will return 0 if its sent buf address of zero. >> > Is this >> >> Arghhh... >> >> > proper? My ROM is at zero, so running a CRC32 over it might be >> > a useful thing, however, CRC 32 always returns 0 for a start >> address of >> > zero. Is there some reason this needs to be this way? It >> > doesn't seem right to me at first glance. >> >> The reason is that the CRC32 code was designed to be used with >> user-land applications in a standard OS, where a NULL buffer >> pointer is always an indication of some problem. >> >> With U-Boot, this is just a bug. Thanks for pointing it out. >> >> Fixed in my local tree. Will push it to CVS later today. >> >> Best regards, >> >> Wolfgang Denk >> >> -- Software Engineering: Embedded and Realtime Systems, Embedded >> Linux Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Email: >> wd(a)denx.de ... Jesus cried with a loud voice: Lazarus, come >> forth; the bug hath been found and thy program runneth. And he >> that was dead came forth... -- John 11:43-44 [version 2.0?] >> Thomas> --__--__-- Thomas> Message: 10 From: "Woodruff, Richard" <r-woodruff2(a)ti.com> Thomas> To: "'u-boot-users(a)lists.sourceforge.net'" Thomas> <u-boot-users(a)lists.sourceforge.net> Thomas> Date: Fri, 25 Jul 2003 12:07:30 -0500 Subject: Thomas> [U-Boot-Users] PATCH : omap/925t reset in start.S. Thomas> This message is in MIME format. Since your mail reader does Thomas> not understand this format, some or all of this message may Thomas> not be legible. Thomas> ------_=_NextPart_000_01C352CF.3B5E6218 Content-Type: Thomas> text/plain Thomas> Hello, Thomas> I've been finding that the reset method in the cpu/arm925 Thomas> tree is not reliable, depends on the image size and Thomas> alignment. This patch switches to another reset method as Thomas> defined in the TRM which seems to be much more reliable in Thomas> this environment. Thomas> Regards, Thomas> Richard W. Thomas> ------_=_NextPart_000_01C352CF.3B5E6218 Content-Type: Thomas> application/octet-stream; Thomas> name="reset.changelog" Thomas> Content-Transfer-Encoding: quoted-printable Thomas> Content-Disposition: attachment; Thomas> filename="reset.changelog" Thomas> Patch by Richard Woodruff, 25 July 03:=0A= Thomas> - Changed to use more reliable reset for OMAP/925T.=0A= Thomas> ------_=_NextPart_000_01C352CF.3B5E6218 Content-Type: Thomas> application/octet-stream; Thomas> name="reset.diff" Thomas> Content-Transfer-Encoding: quoted-printable Thomas> Content-Disposition: attachment; Thomas> filename="reset.diff" Thomas> diff -purN u-boot-0.4.4/cpu/arm925t/start.S = Thomas> u-boot-0.4.4-2/cpu/arm925t/start.S=0A= Thomas> --- u-boot-0.4.4/cpu/arm925t/start.S Wed Jul 16 16:53:03 Thomas> 2003=0A= Thomas> +++ u-boot-0.4.4-2/cpu/arm925t/start.S Fri Jul 25 11:38:19 Thomas> 2003=0A= Thomas> @@ -31,6 +31,7 @@=0A= Thomas> */=0A= Thomas> =0A= =0A= Thomas> +=0A= Thomas> #include <config.h>=0A= include <version.h>=0A= Thomas> =0A= Thomas> @@ -136,14 +137,14 @@ reset:=0A= Thomas> bic r0,r0,#0x1f=0A= orr r0,r0,#0xd3=0A= msr cpsr,r0=0A= Thomas> -=0A= Thomas> + =0A= Thomas> /*=0A= Thomas> * Set up 925T mode=0A= Thomas> */=0A= Thomas> mov r1, #0x81 /* Set ARM925T configuration. */=0A= mcr Thomas> p15, 0, r1, c15, c1, 0 /* Write ARM925T configuration Thomas> register. = Thomas> */=0A= Thomas> =0A= Thomas> - /*=0A= Thomas> + /* =0A= Thomas> * turn off the watchdog, unlock/diable sequence=0A= Thomas> */=0A= Thomas> mov r1, #0xF5=0A= Thomas> @@ -161,9 +162,9 @@ reset:=0A= Thomas> ldr r0, =3DREG_IHL2_MIR=0A= str r1, [r0]=0A= Thomas> =0A= Thomas> - /*=0A= Thomas> + /* =0A= Thomas> * wait for dpll to lock=0A= Thomas> - */=0A= Thomas> + */ =0A= Thomas> ldr r0, =3DCK_DPLL1=0A= mov r1, #0x10=0A= strh r1, Thomas> [r0]=0A= Thomas> @@ -413,10 +414,9 @@ fiq:=0A= Thomas> .globl reset_cpu=0A= reset_cpu:=0A= Thomas> ldr r1, rstctl1 /* get clkm1 reset ctl */=0A= Thomas> - mov r3, #0x0=0A= Thomas> - strh r3, [r1] /* clear it */=0A= Thomas> - mov r3, #0x8=0A= Thomas> - strh r3, [r1] /* force dsp+arm reset */=0A= Thomas> + mov r3, #0x3 /* dsp_en + arm_rst =3D global reset */ =0A= Thomas> + strh r3, [r1] /* force reset */=0A= Thomas> + mov r0, r0=0A= Thomas> _loop_forever:=0A= Thomas> b _loop_forever=0A= Thomas> rstctl1:=0A= Thomas> ------_=_NextPart_000_01C352CF.3B5E6218-- Thomas> --__--__-- Thomas> Message: 11 Reply-To: "Ing.Gianfranco Morandi" Thomas> <gianfranco.morandi(a)euro-studio.it> From: "Ing.Gianfranco Thomas> Morandi" <gianfranco.morandi(a)euro-studio.it> To: Thomas> <u-boot-users(a)lists.sourceforge.net> Date: Fri, 25 Jul 2003 Thomas> 19:38:30 +0200 Organization: Eurostudio s.r.l. Subject: Thomas> [U-Boot-Users] FADS Thomas> Hi to all, Thomas> I'm currently porting the u-boot on the FADS860T board and I Thomas> have started the activity only few days ago. Thomas> I have used the FADS860t.h that comes with u-boot-0.3.0 by Thomas> changing only = the clock related defines. I have a problem Thomas> during the early initialization of the console; when the Thomas> board starts from power up the first part of the message is Thomas> corrupted as follow: Thomas> =E1=D9=C1=E1=E1iA=B9=B9=81=C1=B9=CD=B9=C1=81=81.=D1=81=D1=E5=B9=E1=C1=C1=81= Thomas> 5!=E9=E9 4 kB I-Cache 4 kB D-Cache FEC present Thomas> *** Warning: CPU Core has Silicon Bugs -- Check the Errata Thomas> *** Thomas> Board: FADS with db MPC821, MPC860 / MPC860SAR / MPC860T rev Thomas> ENG or PILOT ... ... Thomas> while if I reset the board without switch it off, the Thomas> message is correct. Thomas> CPU: XPC860xxZPnnB at 49.800 MHz: 4 kB I-Cache 4 kB D-Cache Thomas> FEC present Thomas> *** Warning: CPU Core has Silicon Bugs -- Check the Errata Thomas> *** Thomas> Board: FADS with db MPC821, MPC860 / MPC860SAR / MPC860T rev Thomas> ENG or PILOT ... ... Thomas> Does anybody have any idea if or where I missed some stuff ? Thomas> Any help would be appreciated Thomas> Gianfranco Thomas> --__--__-- Thomas> Message: 12 From: Rune Torgersen <runet(a)innovsys.com> To: Thomas> "'tschaefer(a)giga-stream.de'" <tschaefer(a)giga-stream.de>, Thomas> u-boot-users(a)lists.sourceforge.net Thomas> Subject: RE: [U-Boot-Users] u-boot for MPC8266-PCI board Thomas> Date: Fri, 25 Jul 2003 13:01:59 -0500 Thomas> First off. The MPC8260ADS config files will not run on a Thomas> MPC8266ADS. Most likely culprit here (Remember seeing the Thomas> same thing when dd ther initial port) is that it hangs when Thomas> trying to initialise the = (nonexisting) 4MB og SDRAM on the Thomas> local bus that the MPC8260 has, and the MPC8266 = doesn't. Thomas> The reason the config file for the MPC8266ADS don't give any Thomas> output is = most likely because it loads at adifferent Thomas> initial configuration address. = (See top of Thomas> include/configs/MPC8266ADS.h for details) Thomas> To get it to work the way it is; Write the whole image to Thomas> the start of = the FLASH (on a board with JP3 in 2-3 Thomas> position this is 0xFF800000). Then = set JP3 in the 1-2 Thomas> position. The flash start and boot at 0xFE000000. >> -----Original Message----- From: Thomas Sch=E4fer >> [mailto:tschaefer@giga-stream.de]=20 Sent: Friday, July 25, 2003 >> 04:37 To: u-boot-users(a)lists.sourceforge.net Subject: >> [U-Boot-Users] u-boot for MPC8266-PCI board =20 =20 Hi all, =20 >> I'm trying to run u-boot on our MPC8266-PCI board. I'm using=20 >> the latest CVS tree 0.4.5 from sourceforge. I found=20 >> MPC8260ADS.h and MPC8266ADS.h in the configs directory.=20 Trying >> the MPC8266ADS configuration and starting it ends with=20 no >> console output at all. Trying the MPC8260ADS configuration=20 >> with CONFIG_ADSTYPE=3DCFG_8266ADS ends with a bus fault after=20 >> some console outputs (see below). What am I doing wrong? =20 >> U-Boot 0.4.5 (Jul 25 2003 - 11:18:40) =20 MPC8260 Reset Status: >> External Soft, External Hard =20 MPC8260 Clock Configuration >> - Bus-to-Core Mult 3x, VCO Div 2, 60x Bus Freq 33-100, Core=20 >> Freq 100-300 >> - dfbrg 1, corecnf 0x08, busdf 3, cpmdf 1, plldf 0, pllmf 1 >> - vco_out 266666664, scc_clk 66666666, brg_clk 16666666 >> - cpu_clk 199999998, cpm_clk 133333332, bus_clk 66666666 >> =20 CPU: MPC8260 (HiP4 Rev 14, Mask A.0(A) 2K25A) at 199.999 MHz >> Board: Motorola MPC8266ADS I2C: ready DRAM: 16 MB FLASH: Bus >> Fault @ 0x00feac3c, fixup 0x00000000 Machine check in kernel >> mode. Caused by (from msr): regs 00f71e10 Unknown values in msr >> NIP: 00FEAC3C XER: 20000000 LR: 00FD6E94 REGS: 00f71e10 TRAP:=20 >> 0200 DAR: 00000000MSR: 00003000 E=AA: 0 PR: 0 FP: 1 ME: 1 IR/DR: >> 00 =20 GPR00: 00500092 00F71F00 04280112 00000000 00FD6E88 Bus >> Fault=20 @ 0x00fe73d0, fixup 0x00000000 Machine check in kernel >> mode.=20 Caused by (from msr): regs 00f71af8 Unknown values in >> msr NIP: 00FE73D0 XER: 00000000 LR: 00FE7360 REGS: 00f71af8 >> TRAP:=20 0200 DAR: 00000000MSR: 00003000 EE: 0 PR: 0 FP: 1 ME: 1 >> IR/DR: 00 =20 Any hints would be appreciated. =20 Best regards, >> =20 Thomas Sch=E4fer =20 ____________________________________ =20 >> GIGA STREAM GmbH =20 Konrad-Zuse-Str. 7 66115 Saarbr=FCcken =20 >> Tel.: + 49 (0)681 / 95916 - 203 Fax: + 49 (0)681 / 95916 - 100 >> E-mail: tschaefer(a)giga-stream.de =20 =20 =20 =20 >> ------------------------------------------------------- >> This SF.Net email sponsored by: Free pre-built ASP.NET sites=20 >> including Data Reports, E-commerce, Portals, and Forums are=20 >> available now. Download today and enter to win an XBOX or=20 >> Visual Studio .NET.=20 >> http://aspnet.click-url.com/go/psa00100003ave/direct;at.aspnet Thomas> _072303_01/01 Thomas> _______________________________________________ U-Boot-Users Thomas> mailing list U-Boot-Users(a)lists.sourceforge.net Thomas> https://lists.sourceforge.net/lists/listinfo/u-boot-users Thomas> --__--__-- Thomas> _______________________________________________ U-Boot-Users Thomas> mailing list U-Boot-Users(a)lists.sourceforge.net Thomas> https://lists.sourceforge.net/lists/listinfo/u-boot-users Thomas> End of U-Boot-Users Digest -- ======================================================================== Yuli Barcohen | Phone +972-9-765-1788 | Software Project Leader yuli(a)arabellasw.com | Fax +972-9-765-7494 | Arabella Software, Israel ========================================================================

1 0

[U-Boot-Users] Start of new ARM920T target
by Marc Singer 27 Jul '03

27 Jul '03

I'm sending an initial patch for the KEV7A400 dev board in order to get some feedback about the configuration extension I'm proposing. This is *not* complete. It ought not break any of the non-ARM9 builds though it may break one of the ARM9 ones. How it works: 1) The top-level script, ./mkconfigx, takes the configured include/config.h file and compiles a list of defines roughly of the (regex) form CONFIG_.* 2) These are transformed into CONFIG_.*=y 3) The written to ./configx.mk in a form that can be included in Makefiles. 4) The cpu/arm920t/Makefile includes this file. I believe this could be included in the ./config.mk file so that everyone benefits. 5) The cpu/arm920t/Makefile has been turned up-side down to make it more amenable to this form of configuration. The present form isn't as elegant as it should, and will, be. It's there to make the point of 'how' it might look. Notice that source files are declared instead of object files. 6) The board/kev7a400/u-boot.lds has an important change. Previously, the name of the start.o object file was hard coded. Instead, start.S has been moved to a named section, .start, and the linker script reflects this. The effect is the same as before, but the dependency is removed. The serial_lh7a400.c file could be moved to share a home with other serial drivers. With this sort of configuration methodology, the configuration file selects the desired driver with something like this: #define CONFIG_SERIAL_LH7A400 or #define CONFIG_SERIAL_NS16550 Why do I prefer this? Ifdefs tend to make code harder to read. A few are usually OK. As the code grows, it is desirable to separate the conditionally compiled code. Likewise, whole file ifdefs are not very clear. One can see the #ifdef at the top, and may not know if it matches the one at the bottom of a long source file. With this configuration method, needed files are explicitly built and linked when the appropriate configuration option is present. Cheers.

2 3

[U-Boot-Users] [PATCH] MPC866ADS board
by Robin Gilks 27 Jul '03

27 Jul '03

Greetings Please find attached a _minimal_ patch to run on the new MPC866ADS prototype board from Motorola. This is based on stable release 0.4.0 It is minimal in that the objective was to get it to run and to boot Linux which it does very well. Known items not complete are: 1. Displaying the CPU type - this wasn't important to our objectives! 2. POST tests - watchdog and I2C fail. Interesting that the current config says that the ethernet loopback test is OK when the POST code only checks SCC1 but we're using FEC... hmmm. There may be an outstanding issue with clock rates. The baud rate changes (19200->9600) depending on whether the bdi200 is connected or not!! Based on the original FADS board and hence only requiring 1 minor tweak on a conditional in .../cpu/mpc8xx/start.S. MAKEALL has been tested - our uclibc/gcc3.3 comes up with a few warnings but I think they are specific to the compiler. I don't have time at present to repeat the tests & post a complete set of results!! Time to move on to our prototype hardware:-)) -- Robin Gilks Senior Design Engineer Phone: (+64)(3) 357 1569 Tait Electronics Fax : (+64)(3) 359 4632 PO Box 1645 Christchurch Email : robin.gilks(a)tait.co.nz New Zealand

2 1

[U-Boot-Users] Patch: Lynx KDIs
by Scott McNutt 27 Jul '03

27 Jul '03

Adds support for LynuxWorks Kernel Downloadable Images (KDIs). Both LynxOS and BlueCat linux KDIs are supported. Currently supports only the MPC8260 (as I am unable to test on other CPUs/Targets). Tested using MPC8260ADS, BlueCat 3.0, and LynxOS 4.0. The type of KDI (e.g. LynxOS or BlueCat) is auto-detected. As such mkimage must specify os type "lynxos". See doc/README.lynxkdi for more details. Regards, --Scott <<lynxkdi.diff>>

2 1

[U-Boot-Users] PATCH : omap/925t reset in start.S.
by Woodruff, Richard 27 Jul '03

27 Jul '03

Hello, I've been finding that the reset method in the cpu/arm925 tree is not reliable, depends on the image size and alignment. This patch switches to another reset method as defined in the TRM which seems to be much more reliable in this environment. Regards, Richard W.

2 1

[U-Boot-Users] MPC86xx patch
by Nye Liu 27 Jul '03

27 Jul '03

Minor oversight in mpc8xx.h Index: include/mpc8xx.h =================================================================== RCS file: /home/cvs/u-boot-mrv/include/mpc8xx.h,v retrieving revision 1.1.1.3 diff -u -r1.1.1.3 mpc8xx.h --- include/mpc8xx.h 26 Jul 2003 01:44:08 -0000 1.1.1.3 +++ include/mpc8xx.h 26 Jul 2003 02:41:23 -0000 @@ -135,7 +135,7 @@ * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30 */ #ifdef CONFIG_MPC866_et_al -#define PLPRCR_MF_MSK 0xffff0000 /* Multiplication factor bits */ +#define PLPRCR_MF_MSK 0xffff001e /* Multiplication factor + PDF bits */ #define PLPRCR_MFN_MSK 0xf8000000 /* Multiplication factor numerator bits */ #define PLPRCR_MFN_SHIFT 0x0000001b /* Multiplication factor numerator shift*/ #define PLPRCR_MFD_MSK 0x03c00000 /* Multiplication factor denominator bits */ -- Nye Liu nliu(a)mrv.com (818) 772-6235x248 "Who would be stupid enough to quote a fictitious character?" -- Don Quixote

2 1

[U-Boot-Users] PATCH : Fixes and enhancements for NAND flash.
by Woodruff, Richard 26 Jul '03

26 Jul '03

Hello, The following path fixes a few bugs in cmd_nand.c : - Fixed null dereference which could result in incorrect ECC values. - Added support for devices with no Ready/Busy signal connected. - Added OMAP1510 read/write protect handling. - Fixed nand.h's ECCPOS. A conflict existed with POS5 and badblock for non-JFFS2. - Switched default ECC to be JFFS2. - Added spinning wheel. -------------------- Prior to this only ECC for JFFS2 would have worked, and that only if you had memory at zero which you didn't mind being corrupted. The other method would result in a corrupted bad block byte in the oob data. Regards, Richard W.

2 1

[U-Boot-Users] Debug symbols for start.S
by Mark Doherty 26 Jul '03

26 Jul '03

Hi, I have a problem which is causing me some headaches during my porting exercise, I am currently porting u-boot from the ep8260 to our own hardware. I am lucky enough to have not one but four Abatron probes however my problem seems to lie with gdb. I have compiled the u-boot code straight out of the box so to speak, so I haven't changed anything strange, however when I load gdb with the elf file I find that gdb cannot find the start.S file, it prompts the following: $ ppc_82xx-gdb u-boot GNU gdb 5.2.1 Copyright 2002 Free Software Foundation, Inc. GDB is free software, covered by the GNU General Public License, and you are welcome to change it and/or distribute copies of it under certain conditions. Type "show copying" to see the conditions. There is absolutely no warranty for GDB. Type "show warranty" for details. This GDB was configured as "--host=i686-pc-linux-gnu --target=powerpc-hardhat-linux"... (gdb) target remote bdi:2001 Remote debugging using bdi:2001 0x00000100 in _start () (gdb) list 1 {standard input}: No such file or directory. in {standard input} (gdb) list strc strcat strchr strcmp strcpy (gdb) list strcmp 48 bne 1b 49 blr 50 51 .globl strcmp 52 strcmp: 53 addi r5,r3,-1 54 addi r4,r4,-1 55 1: lbzu r3,1(r5) 56 cmpwi 1,r3,0 57 lbzu r0,1(r4) (gdb) The strange thing is that the ppcstring.S routines and others seem fine, I was hoping someone else has seen the same problem? Any help would be very much appreciated. Thanks Mark Doherty

2 1

RE: [U-Boot-Users] FADS
by Dave Ellis 25 Jul '03

25 Jul '03

> Ing.Gianfranco Morandi wrote: > I have a problem during the early initialization of the console; when the > board starts from power up the first part of the message is corrupted as > follow: > > áÙÁááiA¹¹Á¹Í¹Á.ÑÑå¹áÁÁ5!éé 4 kB I-Cache 4 kB D-Cache FEC present > *** Warning: CPU Core has Silicon Bugs -- Check the > Errata *** > Board: FADS with db MPC821, MPC860 / MPC860SAR / MPC860T rev > ENG or PILOT > ... > ... > > while if I reset the board without switch it off, the message > is correct. > > CPU: XPC860xxZPnnB at 49.800 MHz: 4 kB I-Cache 4 kB D-Cache > FEC present > *** Warning: CPU Core has Silicon Bugs -- Check the > Errata *** > Board: FADS with db MPC821, MPC860 / MPC860SAR / MPC860T rev > ENG or PILOT > ... > ... > > Does anybody have any idea if or where I missed some stuff ? The garbled output is because for the FADS the rs232 port is disabled at powerup until U-Boot enables it. It takes a little while for the charge pumps to develop enough voltage to send properly, so the first characters are garbled. When you reset the board the rs232 ports are left enabled, so the rs232 output works immediately. You can safely ignore it, or fix it by adding a delay (maybe 50 milliseconds?) after the rs232 port is enabled in cpu/mpc8xx/serial.c. Look for BCSR1_RS232EN_1. In my experience, what you should fix is this: > CPU: XPC860xxZPnnB at 49.800 MHz: 4 kB I-Cache 4 kB D-Cache > FEC present > *** Warning: CPU Core has Silicon Bugs -- Check the The MPC860T rev B silicon has serious problems. You should replace the CPU with a revision D processor. My experience with the FADS was pretty good once I did that, but other people have had lots of problems and really _hate_ it. Dave Dave Ellis ~~~~~~~~~~~~~~~~~~~~~~~~~~ SIXNET - "Leading the Industrial Ethernet Revolution" 331 Ushers Road, P.O. Box 767, Clifton Park, NY 12065 USA Tel +1 (518) 877-5173 Fax +1 (518) 877-8346 Email me at: dge(a)sixnetio.com Detailed product info: www.sixnetio.com ~~~~~~~~~~~~~~~~~~~~~~~~~~

1 0

[U-Boot-Users] FADS
by Ing.Gianfranco Morandi 25 Jul '03

25 Jul '03

Hi to all, I'm currently porting the u-boot on the FADS860T board and I have started the activity only few days ago. I have used the FADS860t.h that comes with u-boot-0.3.0 by changing only the clock related defines. I have a problem during the early initialization of the console; when the board starts from power up the first part of the message is corrupted as follow: áÙÁááiA¹¹Á¹Í¹Á.ÑÑå¹áÁÁ5!éé 4 kB I-Cache 4 kB D-Cache FEC present *** Warning: CPU Core has Silicon Bugs -- Check the Errata *** Board: FADS with db MPC821, MPC860 / MPC860SAR / MPC860T rev ENG or PILOT ... ... while if I reset the board without switch it off, the message is correct. CPU: XPC860xxZPnnB at 49.800 MHz: 4 kB I-Cache 4 kB D-Cache FEC present *** Warning: CPU Core has Silicon Bugs -- Check the Errata *** Board: FADS with db MPC821, MPC860 / MPC860SAR / MPC860T rev ENG or PILOT ... ... Does anybody have any idea if or where I missed some stuff ? Any help would be appreciated Gianfranco

2 1

RE: [U-Boot-Users] u-boot for MPC8266-PCI board
by Rune Torgersen 25 Jul '03

25 Jul '03

First off. The MPC8260ADS config files will not run on a MPC8266ADS. Most likely culprit here (Remember seeing the same thing when dd ther initial port) is that it hangs when trying to initialise the (nonexisting) 4MB og SDRAM on the local bus that the MPC8260 has, and the MPC8266 doesn't. The reason the config file for the MPC8266ADS don't give any output is most likely because it loads at adifferent initial configuration address. (See top of include/configs/MPC8266ADS.h for details) To get it to work the way it is; Write the whole image to the start of the FLASH (on a board with JP3 in 2-3 position this is 0xFF800000). Then set JP3 in the 1-2 position. The flash start and boot at 0xFE000000. > -----Original Message----- > From: Thomas Schäfer [mailto:tschaefer@giga-stream.de] > Sent: Friday, July 25, 2003 04:37 > To: u-boot-users(a)lists.sourceforge.net > Subject: [U-Boot-Users] u-boot for MPC8266-PCI board > > > Hi all, > > I'm trying to run u-boot on our MPC8266-PCI board. I'm using > the latest CVS tree 0.4.5 from sourceforge. I found > MPC8260ADS.h and MPC8266ADS.h in the configs directory. > Trying the MPC8266ADS configuration and starting it ends with > no console output at all. Trying the MPC8260ADS configuration > with CONFIG_ADSTYPE=CFG_8266ADS ends with a bus fault after > some console outputs (see below). What am I doing wrong? > > U-Boot 0.4.5 (Jul 25 2003 - 11:18:40) > > MPC8260 Reset Status: External Soft, External Hard > > MPC8260 Clock Configuration > - Bus-to-Core Mult 3x, VCO Div 2, 60x Bus Freq 33-100, Core > Freq 100-300 > - dfbrg 1, corecnf 0x08, busdf 3, cpmdf 1, plldf 0, pllmf 1 > - vco_out 266666664, scc_clk 66666666, brg_clk 16666666 > - cpu_clk 199999998, cpm_clk 133333332, bus_clk 66666666 > > CPU: MPC8260 (HiP4 Rev 14, Mask A.0(A) 2K25A) at 199.999 MHz > Board: Motorola MPC8266ADS > I2C: ready > DRAM: 16 MB > FLASH: Bus Fault @ 0x00feac3c, fixup 0x00000000 > Machine check in kernel mode. > Caused by (from msr): regs 00f71e10 Unknown values in msr > NIP: 00FEAC3C XER: 20000000 LR: 00FD6E94 REGS: 00f71e10 TRAP: > 0200 DAR: > 00000000MSR: 00003000 Eª: 0 PR: 0 FP: 1 ME: 1 IR/DR: 00 > > GPR00: 00500092 00F71F00 04280112 00000000 00FD6E88 Bus Fault > @ 0x00fe73d0, fixup 0x00000000 Machine check in kernel mode. > Caused by (from msr): regs 00f71af8 Unknown values in msr > NIP: 00FE73D0 XER: 00000000 LR: 00FE7360 REGS: 00f71af8 TRAP: > 0200 DAR: > 00000000MSR: 00003000 EE: 0 PR: 0 FP: 1 ME: 1 IR/DR: 00 > > Any hints would be appreciated. > > Best regards, > > Thomas Schäfer > > ____________________________________ > > GIGA STREAM GmbH > > Konrad-Zuse-Str. 7 > 66115 Saarbrücken > > Tel.: + 49 (0)681 / 95916 - 203 > Fax: + 49 (0)681 / 95916 - 100 > E-mail: tschaefer(a)giga-stream.de > > > > > ------------------------------------------------------- > This SF.Net email sponsored by: Free pre-built ASP.NET sites > including Data Reports, E-commerce, Portals, and Forums are > available now. Download today and enter to win an XBOX or > Visual Studio .NET. > http://aspnet.click-url.com/go/psa00100003ave/direct;at.aspnet _072303_01/01 _______________________________________________ U-Boot-Users mailing list U-Boot-Users(a)lists.sourceforge.net https://lists.sourceforge.net/lists/listinfo/u-boot-users

1 0

RE: [U-Boot-Users] Should CRC32 be changed to work against addres s 0 ?
by Woodruff, Richard 25 Jul '03

25 Jul '03

Pretty much as I guessed and I've changed mine. ... However, from my point of view, as a user I'd rather take the exception when trying to touch zero as opposed to a wrong answer. I think that most mmu aware systems have disallowed access to virtual address zero for some time. If the code came from the embedded space than maybe. Richard W. > -----Original Message----- > From: Wolfgang Denk [mailto:wd@denx.de] > Sent: Friday, July 25, 2003 11:08 AM > To: Woodruff, Richard > Cc: u-boot-users(a)lists.sourceforge.net > Subject: Re: [U-Boot-Users] Should CRC32 be changed to work > against address 0 ? > > > Dear Richard, > > in message > <FD2AC9A020DDD51194710008C7089B200BEE221C(a)dlee17.itg.ti.com> > you wrote: > > > > CRC32 currently will return 0 if its sent buf address of zero. Is > > this > > Arghhh... > > > proper? My ROM is at zero, so running a CRC32 over it might be a > > useful thing, however, CRC 32 always returns 0 for a start > address of > > zero. Is there some reason this needs to be this way? It doesn't > > seem right to me at first glance. > > The reason is that the CRC32 code was designed to be > used with user-land applications in a standard OS, where a > NULL buffer pointer is always an indication of some problem. > > With U-Boot, this is just a bug. Thanks for pointing it out. > > Fixed in my local tree. Will push it to CVS later today. > > Best regards, > > Wolfgang Denk > > -- > Software Engineering: Embedded and Realtime Systems, Embedded Linux > Phone: (+49)-8142-4596-87 Fax: (+49)-8142-4596-88 Email: > wd(a)denx.de ... Jesus cried with a loud voice: Lazarus, come > forth; the bug hath been found and thy program runneth. > And he that was dead came > forth... -- John 11:43-44 [version 2.0?] >

1 0

[U-Boot-Users] Should CRC32 be changed to work against address 0 ?
by Woodruff, Richard 25 Jul '03

25 Jul '03

Hello, CRC32 currently will return 0 if its sent buf address of zero. Is this proper? My ROM is at zero, so running a CRC32 over it might be a useful thing, however, CRC 32 always returns 0 for a start address of zero. Is there some reason this needs to be this way? It doesn't seem right to me at first glance. Regards, Richard W.

2 1

[U-Boot-Users] e1000 and ebony
by Brian Padalino 25 Jul '03

25 Jul '03

I am trying to boot off the e1000 PCI-X (Pro 1000 MT) ethernet card I have for my Ebony board. I added the configuration lines #define CONFIG_ENV_OVERWRITE just so I can change ethaddr's and I also have #define CONFIG_E1000 in there as well. Do I need any other configuration options? What should U-Boot say if it finds the PCI card? How do I know which ethaddr is bound to the e1000 (ethaddr, eth2addr, eth3addr, etc)? Any help is very much appreciated. Thanks, Brian

1 0

RE: [U-Boot-Users] [PATCH] jffs2 indirect access.
by Woodruff, Richard 25 Jul '03

25 Jul '03

Hi, I had considered doing something similar to support NAND. After reading though Dave's comments as attached below (speed, size, ...) and some other reading I decided from my perspective it wasn't worth it. For the most part memory is abundant at the boot loader so copying a moderately sized kernel partition doesn't seem that bad, especially given the speed cost. In my board I've added a ram entry flash device array and copy data there. Regards, Richard W. ---------------------------------------------------------------------------- -- Richard Woodruff [mailto:r-woodruff2@ti.com] wrote: > Has anyone used adapted/used any of the u-boot JFFS2 code to be NAND aware? > A very quick look at the JFFS2 code (called by fsload, fsinfo, ..) > seems to > indicate to me that reading of raw data is done via a straight memcpy > (direct dereference, assuming linear flash). I'm wondering if making > it work might be as simple as conditionalizing that code to call the > nand_mtd read.j equivalents....unfortunately few things are ever just > simple... I have it working, but in a simpler way. I have a 2 MiB boot partition at the start of the nand flash (with just the kernel image and maybe a backup kernel). I read the whole partition to RAM and let JFFS2 read it from there. nand read.j 400000 0 200000; fsload 200000 image; bootm 200000 The only tricky part is that the configuration options for JFFS2 only work with memory in NOR flash, so I used CFG_JFFS_CUSTOM_PART and implemented jffs2_part_info() so it points to RAM. Someday it would be good (IMHO) to accept CFG_JFFS2_BASE and CFG_JFFS2_SIZE as an alternative (even for NOR flash) to the sector/bank scheme (CFG_JFFS2_FIRST_SECTOR, etc.). Copying the NAND to RAM means each sector is only read from NAND once, which is good since both reading the NAND and doing the ECC calculations can be slow. > The ideal case is to just allow the kernel to be part of the > filesytem, though I suppose it might not be strictly necessary and a > raw partition which ignores bad blocks might be enough....at the > moment I'm wondering how > one safely draw the lines of how big a partition would need to be at > the "physical" level to guarantee that your kernel will always fit, > assuming some of the blocks go bad over time. If you use a separate boot partition very few blocks should wear out, since they won't be written very often. The safest way to update the kernel is to load the new kernel without deleting the old one, so if you allow twice the largest possible size of your kernel plus 15 or 20 erase blocks for JFFS2 overhead and bad blocks, you should be OK. But NAND is cheap and kernels grow, so I would allocate more if possible. With the kernel in a larger partition with lots of files booting is slow, since both reading the flash and sorting all of the file fragments take a lot of time. Dave Dave Ellis ~~~~~~~~~~~~~~~~~~~~~~~~~~ SIXNET - "Leading the Industrial Ethernet Revolution" 331 Ushers Road, P.O. Box 767, Clifton Park, NY 12065 USA Tel +1 (518) 877-5173 Fax +1 (518) 877-8346 Email me at: dge(a)sixnetio.com Detailed product info: www.sixnetio.com ~~~~~~~~~~~~~~~~~~~~~~~~~~ > -----Original Message----- > From: Kenneth Johansson [mailto:kenneth.johansson@etx.ericsson.se] > Sent: Thursday, July 24, 2003 7:35 AM > To: u-boot-users(a)lists.sourceforge.net > Subject: [U-Boot-Users] [PATCH] jffs2 indirect access. > > > This is a patch that alters the jffs2 code to work on flash > devices that is not directly memory mapped without the need > to copy the whole flash to RAM. > > It is not ready for inclusion and I do not think I will push > it as it was quite a bit slower than I expected. It also > needs a little more cleanup. > > A callback function is added to struct part_info that works > like memcpy and is the thing actually reading the flash. The > offset member is gone and the jffs2 code always uses 0 as the > start address for the filesystem. It is up to the callback > function to remap that into something useful. > > This code however uses less memory than copying the flash to > ram but it is slower. jffs2_scan_empty() could use some > speedup but even in situations when that one is not taking > mush time this is slower by a factor of 2-3. It's only faster > if you happens to have ridiculously slow flash. > > I'm going on vacation and is not going to work more on this > so if someone wants this added to u-boot you have to fix a > proper patch yourself. > > > -- > Kenneth Johansson > Ericsson AB Tel: +46 8 719 70 20 > Tellusborgsvägen 90 Fax: +46 8 719 29 45 > 126 25 Stockholm ken(a)switchboard.ericsson.se >

2 1

[U-Boot-Users] u-boot for MPC8266-PCI board
by Thomas Schäfer 25 Jul '03

25 Jul '03

Hi all, I'm trying to run u-boot on our MPC8266-PCI board. I'm using the latest CVS tree 0.4.5 from sourceforge. I found MPC8260ADS.h and MPC8266ADS.h in the configs directory. Trying the MPC8266ADS configuration and starting it ends with no console output at all. Trying the MPC8260ADS configuration with CONFIG_ADSTYPE=CFG_8266ADS ends with a bus fault after some console outputs (see below). What am I doing wrong? U-Boot 0.4.5 (Jul 25 2003 - 11:18:40) MPC8260 Reset Status: External Soft, External Hard MPC8260 Clock Configuration - Bus-to-Core Mult 3x, VCO Div 2, 60x Bus Freq 33-100, Core Freq 100-300 - dfbrg 1, corecnf 0x08, busdf 3, cpmdf 1, plldf 0, pllmf 1 - vco_out 266666664, scc_clk 66666666, brg_clk 16666666 - cpu_clk 199999998, cpm_clk 133333332, bus_clk 66666666 CPU: MPC8260 (HiP4 Rev 14, Mask A.0(A) 2K25A) at 199.999 MHz Board: Motorola MPC8266ADS I2C: ready DRAM: 16 MB FLASH: Bus Fault @ 0x00feac3c, fixup 0x00000000 Machine check in kernel mode. Caused by (from msr): regs 00f71e10 Unknown values in msr NIP: 00FEAC3C XER: 20000000 LR: 00FD6E94 REGS: 00f71e10 TRAP: 0200 DAR: 00000000MSR: 00003000 Eª: 0 PR: 0 FP: 1 ME: 1 IR/DR: 00 GPR00: 00500092 00F71F00 04280112 00000000 00FD6E88 Bus Fault @ 0x00fe73d0, fixup 0x00000000 Machine check in kernel mode. Caused by (from msr): regs 00f71af8 Unknown values in msr NIP: 00FE73D0 XER: 00000000 LR: 00FE7360 REGS: 00f71af8 TRAP: 0200 DAR: 00000000MSR: 00003000 EE: 0 PR: 0 FP: 1 ME: 1 IR/DR: 00 Any hints would be appreciated. Best regards, Thomas Schäfer ____________________________________ GIGA STREAM GmbH Konrad-Zuse-Str. 7 66115 Saarbrücken Tel.: + 49 (0)681 / 95916 - 203 Fax: + 49 (0)681 / 95916 - 100 E-mail: tschaefer(a)giga-stream.de

1 0

[U-Boot-Users] Where do I need to call my set-enet-address function?
by Kodis Babu Janardhanan 25 Jul '03

25 Jul '03

Hi, I trying to get rid off hard-coded mac addresss and trying to set the mac address by reading from the eeprom. I commented the CONFIG_ETHADDR in the config file and called my function from the lib_ppc/board.c (init routine), it complains about ethaddr not set. Where is the appropriate place to call my function. Thanks Kodis

2 1